Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators
暂无分享,去创建一个
[1] Omid Shoaei,et al. Excess loop delay effects in continuous-time delta-sigma modulators and the compensation solution , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.
[2] W. Snelgrove,et al. Excess loop delay in continuous-time delta-sigma modulators , 1999 .
[3] Shanthi Pavan,et al. A Power Optimized Continuous-Time $\Delta \Sigma $ ADC for Audio Applications , 2008, IEEE Journal of Solid-State Circuits.
[4] Philippe Bénabès,et al. A methodology for designing continuous-time sigma-delta modulators , 1997, Proceedings European Design and Test Conference. ED & TC 97.
[5] R. Schreier,et al. Delta-sigma data converters : theory, design, and simulation , 1997 .
[6] G. Temes. Delta-sigma data converters , 1994 .
[7] C. Holuigue,et al. A 20-mW 640-MHz CMOS Continuous-Time $\Sigma\Delta$ ADC With 20-MHz Signal Bandwidth, 80-dB Dynamic Range and 12-bit ENOB , 2006, IEEE Journal of Solid-State Circuits.
[8] M. Clara,et al. A 70-mW 300-MHz CMOS continuous-time /spl Sigma//spl Delta/ ADC with 15-MHz bandwidth and 11 bits of resolution , 2004, IEEE Journal of Solid-State Circuits.
[9] J. Arias,et al. A 32-mW 320-MHz continuous-time complex delta-sigma ADC for multi-mode wireless-LAN receivers , 2006, IEEE Journal of Solid-State Circuits.