A CMOS Time-to-Digital Converter (TDC) Based On a Cyclic Time Domain Successive Approximation Interpolation Method

This paper describes a time-to-digital converter (TDC) with ~1.2 ps resolution and ~327 mus dynamic range suitable for laser range-finding application for example. The resolution of ~1.2 ps is achieved with interpolation based on a cyclic time domain successive approximation (CTDSA) method that resolves the time difference between two non-repetitive signals using binary search. The method utilizes a pair of digital-to-time converters (DTC), the propagation delay difference between which is implemented by digitally controlling the unit load capacitors of their delay cells, thus enabling sub-gate delay timing resolution. The rms single-shot precision, i.e., standard deviation sigma-value of the TDC is 3.2 ps, which is achieved by using an external integral nonlinearity look-up table (INL-LUT) for the interpolators. The power consumption is 33 mW at 100 MHz with a 3.3 V operating voltage. The prototypes were fabricated in a 0.35 mum CMOS process.

[1]  J.W. Haslett,et al.  A Fine Resolution TDC Architecture for Next Generation PET Imaging , 2007, IEEE Transactions on Nuclear Science.

[2]  C. Hervé,et al.  A 75 ps rms time resolution BiCMOS time to digital converter optimized for high rate imaging detectors , 2002 .

[3]  T. Sato,et al.  A 1 GHz portable digital delay-locked loop with infinite phase capture ranges , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[4]  O. Moreira-Tamayo,et al.  All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[5]  Jens Horstmann,et al.  Metastability behavior of CMOS ASIC flip-flops in theory and test , 1989 .

[6]  Gordon W. Roberts,et al.  High-resolution flash time-to-digital conversion and calibration for system-on-chip testing , 2005 .

[7]  F. Baronti,et al.  A self-calibrating delay-locked delay line with shunt-capacitor circuit scheme , 2004, IEEE Journal of Solid-State Circuits.

[8]  Hen-Wai Tsao,et al.  A high-precision time-to-digital converter using a two-level conversion scheme , 2003, 2003 IEEE Nuclear Science Symposium. Conference Record (IEEE Cat. No.03CH37515).

[9]  I. Nissinen,et al.  A CMOS time-to-digital converter based on a ring oscillator for a laser radar , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[10]  Timo Rahkonen,et al.  A nonlinearity-corrected CMOS time digitizer IC with 20 ps single-shot precision , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[11]  E. Knoll,et al.  An interpolating clock synthesizer , 1996 .

[12]  R. Szymanowski,et al.  Field programmable gate array time counter with two-stage interpolation , 2005 .

[13]  K. Nose,et al.  A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[14]  J. Kalisz,et al.  Precision time counter for laser ranging to satellites , 1994 .

[15]  J. Kalisz,et al.  Nonlinearity correction of the integrated time-to-digital converter with direct coding , 1996, Proceedings of 20th Biennial Conference on Precision Electromagnetic Measurements.

[16]  K. Nose,et al.  A 1-ps Resolution Jitter-Measurement Macro Using Interpolated Jitter Oversampling , 2006, IEEE Journal of Solid-State Circuits.

[17]  Poras T. Balsara,et al.  A wide-range, high-resolution, compact, CMOS time to digital converter , 2006, 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06).

[18]  Shen-Iuan Liu,et al.  A wide-range and fast-locking all-digital cycle-controlled delay-locked loop , 2005, IEEE Journal of Solid-State Circuits.

[19]  Chun-Chi Chen,et al.  A PVT Insensitive Vernier-Based Time-to-Digital Converter With Extended Input Range and High Accuracy , 2007, IEEE Transactions on Nuclear Science.

[20]  Gordon Russell,et al.  Built-in time measurement circuits - a comparative design study , 2007, IET Comput. Digit. Tech..

[21]  Jing Li,et al.  Self-refereed on-chip jitter measurement circuit using Vernier oscillators , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[22]  Y. Arai,et al.  A high-resolution time digitizer utilizing dual PLL circuits , 2004, IEEE Symposium Conference Record Nuclear Science 2004..

[23]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[24]  Alexandre Yakovlev,et al.  On-chip structures for timing measurement and test , 2003, Microprocess. Microsystems.

[25]  Gordon Russell,et al.  Embedded high-resolution delay measurement system using time amplification , 2007, IET Comput. Digit. Tech..

[26]  A. Chandrakasan,et al.  On-chip picosecond time measurement , 2000, 2000 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.00CH37103).

[27]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[28]  Jochen Rivoir.  Fully-Digital Time-To-Digital Converter for ATE with Autonomous Calibration , 2006, 2006 IEEE International Test Conference.

[29]  Gordon W. Roberts,et al.  A CMOS time amplifier for Femto-second resolution timing measurement , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[30]  R. Nutt.  Digital Time Intervalometer , 1968 .

[31]  K. Karadamoglou,et al.  An 11-bit high-resolution and adjustable-range CMOS time-to-digital converter for space science instruments , 2004, IEEE Journal of Solid-State Circuits.

[32]  Hong-Yi Huang,et al.  A New Cycle-Time-to-Digital Converter With Two Level Conversion Scheme , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[33]  J. Kostamovaara,et al.  A 9-channel integrated time-to-digital converter with sub-nanosecond resolution , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[34]  A. Mantyniemi,et al.  An integrated 9-channel time digitizer with 30 ps resolution , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[35]  Timo Rahkonen,et al.  A high resolution digital CMOS time-to-digital converter based on nested delay locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[36]  J. Kostamovaara,et al.  An integrated time-to-digital converter with 30-ps single-shot precision , 2000, IEEE Journal of Solid-State Circuits.

[37]  A. Marchioro,et al.  A flexible multi-channel high-resolution time-to-digital converter ASIC , 2000, 2000 IEEE Nuclear Science Symposium. Conference Record (Cat. No.00CH37149).

[38]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[39]  Chun-Chi Chen,et al.  A precise cyclic CMOS time-to-digital converter with low thermal sensitivity , 2004, IEEE Symposium Conference Record Nuclear Science 2004..

[40]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[41]  F. Zappa,et al.  Monolithic time-to-digital converter with 20ps resolution , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).

[42]  J. F. Genat.  High resolution time-to-digital converters , 1992 .

[43]  R. Castello,et al.  A 3MHz Bandwidth Low Noise RF All Digital PLL with 12ps Resolution Time to Digital Converter , 2006, 2006 Proceedings of the 32nd European Solid-State Circuits Conference.

[44]  Gordon W. Roberts,et al.  A jitter characterization system using a component-invariant Vernier delay line , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[45]  M. Mota,et al.  A high-resolution time interpolator based on a delay locked loop and an RC delay line , 1999, IEEE J. Solid State Circuits.

[46]  Shen-Iuan Liu,et al.  Clock-deskew buffer using a SAR-controlled delay-locked loop , 2000, IEEE Journal of Solid-State Circuits.

[47]  J. Kostamovaara,et al.  A CMOS time-to-digital converter with better than 10 ps single-shot precision , 2006, IEEE Journal of Solid-State Circuits.

[48]  K. Muhammad,et al.  All-digital PLL and transmitter for mobile phones , 2005, IEEE Journal of Solid-State Circuits.

[49]  J. Kostamovaara,et al.  Time‐to‐digital converter with an analog interpolation circuit , 1986 .

[50]  Stephan Henzler,et al.  A Local Passive Time Interpolation Concept for Variation-Tolerant High-Resolution Time-to-Digital Conversion , 2008, IEEE Journal of Solid-State Circuits.

[51]  J. Kalisz,et al.  Error analysis and design of the Nutt time-interval digitiser with picosecond resolution , 1987 .

[52]  R. Michinelli,et al.  Design aspects and prototype test of a very precise TDC system implemented for the Multigap RPC of the ALICE-TOF , 2004 .