New Hybrid Digital Circuit Design Techniques for Reducing Subthreshold Leakage Power in Standby Mode

In this paper, four new hybrid digital circuit design techniques, namely, hybrid multi-threshold CMOS complete stack technique, hybrid multi-threshold CMOS partial stack technique, hybrid super cutoff complete stack technique and hybrid super cutoff partial stack technique, have been proposed to reduce the subthreshold leakage power dissipation in standby modes. Techniques available in literature are compared with our proposed hybrid circuit design techniques. Performance parameters such as subthreshold leakage power dissipation in active and standby modes, dynamic power dissipation and propagation delay, are compared using existing and proposed hybrid techniques for a two input AND gate. Reduction of subthreshold leakage power dissipation in standby mode is given more importance, in comparison with the other circuit design performance parameters. It is found that there is reduction in subthreshold leakage power dissipation in standby and active modes by 3.5× and 1.15× respectively using the proposed hybrid super cutoff complete stack technique as compared to the existing multi-threshold CMOS (MTCMOS) technique. Also a saving of 2.50× and 1.04× in subthreshold leakage power dissipation in standby and active modes respectively were observed using hybrid super cutoff complete stack technique as compared to the existing super cutoff CMOS (SCCMOS) technique. The proposed hybrid super cutoff stack technique proved to perform better in terms of subthreshold leakage power dissipation in standby mode in comparison with other techniques. Simulation results using Microwind EDA tool in 65 nm CMOS technology is provided in this paper.

[1]  Mahmut T. Kandemir,et al.  Leakage Current: Moore's Law Meets Static Power , 2003, Computer.

[2]  Manish Kumar,et al.  Design of a Low Power High Speed ALU in 45nm Using GDI Technique and Its Performance Comparison , 2011 .

[3]  A. Nunez,et al.  Analysis of subthreshold leakage reduction in CMOS digital circuits , 2007, 2007 50th Midwest Symposium on Circuits and Systems.

[4]  Mohamed I. Elmasry,et al.  Design and optimization of multithreshold CMOS (MTCMOS) circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[6]  Bing J. Sheu,et al.  BSIM: Berkeley short-channel IGFET model for MOS transistors , 1987 .

[7]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[8]  K. Suganthi,et al.  Super Stack technique to reduce leakage power for sub 0.5-V supply voltage in VLSI circuits , 2011 .

[9]  Mark C. Johnson,et al.  Leakage control with efficient use of transistor stacks in single threshold CMOS , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[10]  Manish Kumar,et al.  Realization of a Low Power High Performance IC Design Technique for Wireless Portable Communication Devices used in Underground Mines , 2011 .

[11]  T. Sakurai,et al.  A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere stand-by current , 2000, IEEE Journal of Solid-State Circuits.

[12]  Jun-Cheol Park,et al.  Sleepy Stack Leakage Reduction , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Sanjiv Tokekar,et al.  Novel circuit technique for reduction of active drain current in series/parallel PMOS transistors stack , 2010, 2010 International Conference on Electronic Devices, Systems and Applications.

[14]  Mohamed I. Elmasry,et al.  Multi-Threshold CMOS Digital Circuits: Managing Leakage Power , 2003 .

[15]  S. Dasgupta,et al.  Nanoscale device architecture to reduce leakage currents through quantum-mechanical simulation , 2006 .

[16]  Manish Kumar,et al.  PERFORMANCE OF A TWO INPUT NAND GATE USING SUBTHRESHOLD LEAKAGE CONTROL TECHNIQUES , 2012 .

[17]  Kaushik Roy,et al.  Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.

[18]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[19]  Jan M. Rabaey,et al.  Low Power Design Essentials , 2009, Series on Integrated Circuits and Systems.

[20]  Shekhar Y. Borkar,et al.  Design challenges of technology scaling , 1999, IEEE Micro.