Enabling Reliable High Throughput On-chip Wireless Communication for Many Core Architectures

Wireless Networks-on-Chip (WNoCs) have been shown to overcome the scaling challenges of wired NoCs by augmenting them with low latency, low energy, long range wireless links. However, existing wireless implementations face challenges in terms of reliability while providing high communication performance. Single channel communication, the pre-dominant way of implementing WNoCs, are susceptible to channel effects like dispersion, fading, etc. and also provide limited bandwidth. Multi-channel communication, though provides high throughput, are prone to inter-channel and inter-symbol interference. In order to handle both performance and reliability challenges, we propose wireless network design using Orthogonal Frequency Division Multiplexing (OFDM) modulation. The proposed design enables reliable and channel resilient wireless communication, while providing high throughput, concurrent transmissions in WNoC. OFDM, by dividing wide band channel into several smaller sub-channels, overcomes channel dispersion and ISI effects. In the proposed design, OFDM sub-channels are grouped into multiple contiguous bands and assigned to each transceiver in WNoC. By allowing each transceiver to transmit only over assigned group, we enable simultaneous, high bandwidth communications. Evaluations show that proposed design achieves BER of the order 10^-12. Using the concurrent wireless link design, the runtime is improved by 29% and network energy is reduced by 68% as compared to baseline mesh topology.

[1]  Wilfred Gomes,et al.  5.9 Haswell: A family of IA 22nm processors , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[2]  Sujay Deb,et al.  Path loss-aware adaptive transmission power control scheme for energy-efficient wireless NoC , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[3]  Sudhakar Yalamanchili,et al.  Adaptive virtual channel partitioning for network-on-chip in heterogeneous architectures , 2013, ACM Trans. Design Autom. Electr. Syst..

[4]  David R. Kaeli,et al.  Multi2Sim: A simulation framework for CPU-GPU computing , 2012, 2012 21st International Conference on Parallel Architectures and Compilation Techniques (PACT).

[5]  Sujay Deb,et al.  Achievable Performance Enhancements with mm-Wave Wireless Interconnects in NoC , 2015, NOCS.

[6]  Shahriar Mirabbasi,et al.  Architecture and Design of Multichannel Millimeter-Wave Wireless NoC , 2014, IEEE Design & Test.

[7]  Chifeng Wang,et al.  Design and Analysis of a Mesh-based Wireless Network-on-Chip , 2012, PDP.

[8]  Abbas Jamalipour,et al.  Wireless communications , 2005, GLOBECOM '05. IEEE Global Telecommunications Conference, 2005..

[9]  Sujay Deb,et al.  Interference-Aware Wireless Network-on-Chip Architecture Using Directional Antennas , 2017, IEEE Transactions on Multi-Scale Computing Systems.

[10]  Mei Sun Propagation Mechanisms of Radio Waves Over Intra-Chip Channels With Integrated Antennas: Frequency-Domain Measurements and Time-Domain Analysis , 2019 .

[11]  Sujay Deb,et al.  HyWin: Hybrid Wireless NoC with Sandboxed Sub-Networks for CPU/GPU Architectures , 2017, IEEE Transactions on Computers.

[12]  Anoop Gupta,et al.  The SPLASH-2 programs: characterization and methodological considerations , 1995, ISCA.

[13]  G. Hanson,et al.  Wave Propagation Mechanisms for Intra-Chip Communications , 2009, IEEE Transactions on Antennas and Propagation.

[14]  Partha Pratim Pande,et al.  Design of an Energy-Efficient CMOS-Compatible NoC Architecture with Millimeter-Wave Wireless Interconnects , 2013, IEEE Transactions on Computers.

[15]  Benny Sheinman,et al.  On-Chip Millimeter Wave Antennas and Transceivers , 2015, NOCS.