A novel transient characterization technique to investigate trap properties in HfSiON gate dielectric MOSFETs-from single electron emission to PBTI recovery transient

A positive bias temperature instability (PBTI) recovery transient technique is presented to investigate trap properties in HfSiON as high-k gate dielectric in nMOSFETs. Both large- and small-area nMOSFETs are characterized. In a large-area device, the post-PBTI drain current exhibits a recovery transient and follows logarithmic time dependence. In a small-area device, individual trapped electron emission from HfSiON gate dielectric, which is manifested by a staircase-like drain current evolution with time, is observed during recovery. By measuring the temperature and gate voltage dependence of trapped electron emission times, the physical mechanism for PBTI recovery is developed. An analytical model based on thermally assisted tunneling can successfully reproduce measured transient characteristics. In addition, HfSiON trap properties, such as trap density and activation energy, are characterized by this method.

[1]  T. Ma,et al.  Channel length dependence of random telegraph signal in sub-micron MOSFET's , 1994, IEEE Electron Device Letters.

[2]  Y. Taur,et al.  Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET's , 1997, IEEE Electron Device Letters.

[3]  K. Yamaguchi,et al.  The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scaling , 1999, 1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325).

[4]  H. Iwai,et al.  Advanced gate dielectric materials for sub-100 nm CMOS , 2002, Digest. International Electron Devices Meeting,.

[5]  M.F. Li,et al.  Quantum tunneling and scalability of HfO2 and HfAlO gate stacks , 2002, Digest. International Electron Devices Meeting,.

[6]  L. Pantisano,et al.  Effect of bulk trap density on HfO/sub 2/ reliability and yield , 2003, IEEE International Electron Devices Meeting 2003.

[7]  J.C. Lee,et al.  High-k dielectrics and MOSFET characteristics , 2003, IEEE International Electron Devices Meeting 2003.

[8]  N. Mielke,et al.  Universal recovery behavior of negative bias temperature instability [PMOSFETs] , 2003, IEEE International Electron Devices Meeting 2003.

[9]  J. McPherson,et al.  Evaluation of the positive biased temperature stress stability in HfSiON gate dielectrics , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[10]  L. Pantisano,et al.  Dynamics of threshold voltage instability in stacked high-k dielectrics: role of the interfacial oxide , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).

[11]  Low power device technology with SiGe channel, HfSiON, and poly-Si gate , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[12]  R. Degraeve,et al.  Correlation between Stress-Induced Leakage Current (SILC) and the HfO/sub 2/ bulk trap density in a SiO/sub 2//HfO/sub 2/ stack , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[13]  H. Ishiuchi,et al.  Impact of Hf concentration on performance and reliability for HfSiON-CMOSFET , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[14]  Changhwan Choi,et al.  The effects of nitrogen and silicon profile on high-k MOSFET performance and Bias Temperature Instability , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[15]  D. Kwong,et al.  Negative U traps in HfO/sub 2/ gate dielectrics and frequency dependence of dynamic BTI in MOSFETs , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[16]  V. Huard,et al.  On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[17]  On the defect generation and low voltage extrapolation of Q/sub BD/ in SiO/sub 2//HfO/sub 2/ stacks , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[18]  Min-Hwa Chi,et al.  Reliability of HfSiON as gate dielectric for advanced CMOS technology , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[19]  Byoung Hun Lee,et al.  Interfacial layer dependence of HFSIXOy gate stacks on vT instability and charge trapping using ULTRA-short pulse I-V characterization , 2005 .

[20]  Investigation of post-NBTI stress recovery in pMOSFETs by direct measurement of single oxide charge de-trapping , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[22]  T. Yamaguchi,et al.  Thermochemical understanding of dielectric breakdown in HfSiON with current acceleration , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[23]  Single-electron emission of traps in HfSiON as high-k gate dielectric for MOSFETs , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..