Ultra thin oxide reliability: effects of gate doping concentration and poly-Si/SiO/sub 2/ interface stress relaxation

Dielectric breakdown of ultra thin (thickness <100 /spl Aring/) oxide is a major concern for ULSI circuit failure. Recent studies have found that the condition of the polysilicon gate can play an important role in the reliability of thin gate oxides. In this paper, the impact of gate doping concentration on the ultra-thin gate oxide reliability was investigated for oxides of thickness ranging from 45 /spl Aring/ to 85 /spl Aring/. Different gate deposition conditions (poly or amorphous), different dopant species (phosphorus or arsenic) and wide range of doping concentration (from 1.0/spl times/10/sup 19/ to 6.7/spl times/10/sup 20/ cm/sup -3/) were used. It was found that charge-to-breakdown under substrate injection stress (Q/sub BD/(+V/sub g/)) shows a notable improvement as the doping concentration reaches some threshold value, while Q/sub BD/(-V/sub g/) is almost independent of doping concentration. The difference of Q/sub BD/(+V/sub g/) between high and low doping concentrations becomes more significant as the oxide is scaled down. These observations coupled with material analysis suggest that dopant-related stress/strain at the gate/oxide interface may play a critical role in the oxide breakdown behavior.

[1]  H. Maes,et al.  Micro-Raman study of stress distribution in local isolation structures and correlation with transmission electron microscopy , 1992 .

[2]  Shyam P. Murarka,et al.  Phosphorus out‐diffusion during high temperature anneal of phosphorus‐doped polycrystalline silicon and SiO2 , 1984 .

[3]  M. Hirose,et al.  Mechanism of phosphorus pile‐up in the Si‐SiO2 interface , 1984 .

[4]  J. Hsieh,et al.  Study and improvement of anomalous interface states of metal‐oxide‐semiconductor structures induced by rapid thermal post‐oxide annealing , 1993 .

[5]  Yoshiyuki Sato,et al.  Arsenic pileup at the SiO2/Si interface , 1995 .

[6]  C. Thompson,et al.  The effects of dopants on surface‐energy‐driven secondary grain growth in silicon films , 1990 .

[7]  N. D. Theodore,et al.  Evaluation of Q/sub bd/ for electrons tunneling from the Si/SiO/sub 2/ interface compared to electron tunneling from the poly-Si/SiO/sub 2/ interface , 1993 .

[8]  D. Wristers,et al.  Polarity dependence of dielectric breakdown in scaled SiO/sub 2/ , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.

[9]  K.C. Saraswat,et al.  SiO/sub 2/ degradation with charge injection polarity , 1993, IEEE Electron Device Letters.

[10]  S. R. Wilson,et al.  Fast diffusion of As in polycrystalline silicon during rapid thermal annealing , 1984 .

[11]  Seiichi Aritome,et al.  Scaling of tunnel oxide thickness for flash EEPROMs realizing stress-induced leakage current reduction , 1994, Proceedings of 1994 VLSI Technology Symposium.

[12]  S. Nadahara,et al.  Characterization of stress in doped and undoped polycrystalline silicon before and after annealing or oxidation with laser raman spectroscopy , 1990 .

[13]  L. Ley,et al.  The one phonon Raman spectrum in microcrystalline silicon , 1981 .

[14]  D. Arnold,et al.  Impact ionization, trap creation, degradation, and breakdown in silicon dioxide films on silicon , 1993 .