Test Pattern Dependent FPGA Based System Architecture for JTAG Tests

The paper describes a new approach to speed-up and improve boundary scan based testing, by assigning functionality to a layer concept implemented in programmable logic. The motivation is driven by the constantly increasing gap between available and testable functionality of printed circuit boards. The motivation, architecture and build process of the proposed test and validation system is presented. Furthermore one selected example and first results are given to indicate the advantage of the proposed concept.

[1]  Heinz-Dietrich Wuttke,et al.  A new approach for adaptive failure diagnostics based on emulation test , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[2]  Benoit Nadeau-Dostie,et al.  An embedded technique for at-speed interconnect testing , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[3]  Vinod K. Agarwal,et al.  Testing and diagnosis of interconnects using boundary scan architecture , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[4]  Raimund Ubar,et al.  Fast extended test access via JTAG and FPGAs , 2009, 2009 International Test Conference.

[5]  Sungju Park,et al.  A new IEEE 1149.1 boundary scan design for the detection of delay defects , 2000, DATE '00.

[6]  Raimund Ubar,et al.  Turning JTAG inside out for fast extended test access , 2009, 2009 10th Latin American Test Workshop.

[7]  Artur Jutman,et al.  At-speed on-chip diagnosis of board-level interconnect faults , 2004, Proceedings. Ninth IEEE European Test Symposium, 2004. ETS 2004..