A new paradigm for rule-based scheduling in the wafer probe centre
暂无分享,去创建一个
[1] Pravin K. Johri,et al. Practical issues in scheduling and dispatching in semiconductor wafer fabrication , 1993 .
[2] Kimberly P. Ellis,et al. Scheduling of wafer test processes in semiconductor manufacturing , 2004 .
[3] W. L. Pearna,et al. A case study on the multistage IC final testing scheduling problem with reentry , 2004 .
[4] Ching-Chin Chern,et al. Family-based scheduling rules of a sequence-dependent wafer fabrication system , 2003 .
[5] S.C.H. Lu,et al. Efficient scheduling policies to reduce mean and variance of cycle-time in semiconductor manufacturing plants , 1994 .
[6] Shu Li,et al. Minimum inventory variability schedule with applications in semiconductor fabrication , 1996 .
[7] Shu-Hsing Chung,et al. The wafer probing scheduling problem (WPSP) , 2002, J. Oper. Res. Soc..
[8] John W. Fowler,et al. A combined dispatching criteria approach to scheduling semiconductor manufacturing systems , 2001 .
[9] Li-Chen Fu,et al. Petri-net and GA-based approach to modeling, scheduling, and performance evaluation for wafer fabrication , 2000, IEEE Trans. Robotics Autom..
[10] David E. Goldberg,et al. Genetic Algorithms in Search Optimization and Machine Learning , 1988 .
[11] Lifeng Xi,et al. The impact of release times, lot size, and scheduling policy in an A&T facility , 2006 .
[12] Chun-Hung Chen,et al. Scheduling semiconductor wafer fabrication by using ordinal optimization-based simulation , 2001, IEEE Trans. Robotics Autom..
[13] Yuehwern Yih,et al. Selection of dispatching rules on multiple dispatching decision points in real-time scheduling of a semiconductor wafer fabrication system , 2003 .
[14] K. Appleton-Day,et al. Real-time dispatch gets real-time results in AMD's Fab 25 , 1997, 1997 IEEE/SEMI Advanced Semiconductor Manufacturing Conference and Workshop ASMC 97 Proceedings.
[15] Tsu-Shuan Chang,et al. Multiobjective scheduling for IC sort and test with a simulation testbed , 1998, ICMTS 1998.
[16] Yeong-Dae Kim,et al. Production scheduling in a semiconductor wafer fabrication facility producing multiple product types with distinct due dates , 2001, IEEE Trans. Robotics Autom..
[17] Young Hoon Lee,et al. Experimental study on input and bottleneck scheduling for a semiconductor fabrication line , 2002 .
[18] Reha Uzsoy,et al. A review of production planning and scheduling models in the semiconductor industry , 1994 .
[19] Yi-Feng Hung,et al. A simulation study of dispatch rules for reducing flow times in semiconductor wafer fabrication , 1998 .
[20] Houmin Yan,et al. Efficient setup/dispatching policies in a semiconductor manufacturing facility , 1999, Proceedings of the 38th IEEE Conference on Decision and Control (Cat. No.99CH36304).
[21] S.-C. Huang,et al. An interactive scheduler for a wafer probe centre in semiconductor manufacturing , 1998 .
[22] J. T. Lin,et al. A parameterized-dispatching rule for a Logic IC sort in a wafer fabrication , 2005 .
[23] Gary Nicholson,et al. Better Dispatch Application- a Success Story , 1998 .
[24] Yeong-Dae Kim,et al. Due-date based scheduling and control policies in a multiproduct semiconductor wafer fabrication facility , 1998 .
[25] Oliver Rose. Comparison of Due-date Oriented Dispatch Rules in Semiconductor Manufacturing , 2003 .
[26] Oliver Rose,et al. Some issues of the critical ratio dispatch rule in semiconductor manufacturing , 2002, Proceedings of the Winter Simulation Conference.
[27] D. E. Goldberg,et al. Genetic Algorithms in Search , 1989 .
[28] Hyun Joong Yoon,et al. A control method to reduce the standard deviation of flow time in wafer fabrication , 2000 .
[29] Lee Dong-Ho,et al. A SIMULATION STUDY ON LOT RELEASE CONTROL, MASK SCHEDULING, AND BATCH SCHEDULING IN SEMICONDUCTOR WAFER FABRICATION FACILITIES , 1998 .
[30] Han S. Kim,et al. Forward/inverse force transmission capability analyses of fully parallel manipulators , 2001, IEEE Trans. Robotics Autom..
[31] Reha Uzsoy,et al. A REVIEW OF PRODUCTION PLANNING AND SCHEDULING MODELS IN THE SEMICONDUCTOR INDUSTRY PART I: SYSTEM CHARACTERISTICS, PERFORMANCE EVALUATION AND PRODUCTION PLANNING , 1992 .
[32] Tsu-Shuan Chang,et al. Scheduling for IC sort and test with preemptiveness via Lagrangian relaxation , 1995, IEEE Trans. Syst. Man Cybern..
[33] Dimitri P. Bertsekas,et al. Linear network optimization - algorithms and codes , 1991 .
[34] Reha Uzsoy,et al. Decomposition methods for scheduling semiconductor testing facilities , 1996 .
[35] Loon Ching Tang,et al. Dispatching heuristic for wafer fabrication , 2001, Proceeding of the 2001 Winter Simulation Conference (Cat. No.01CH37304).
[36] Myoungsoo Ham,et al. Dynamic photo stepper dispatching/scheduling in wafer fabrication , 2005, ISSM 2005, IEEE International Symposium on Semiconductor Manufacturing, 2005..