A 40-Gb/s integrated clock and data recovery circuit in a 50-GHz f/sub T/ silicon bipolar technology

Clock and data recovery (CDR) circuits are key electronic components in future optical broadband communication systems. In this paper, we present a 40-Gb/s integrated CDR circuit applying a phase-locked loop technique. The IC has been fabricated in a 50-GHz f/sub T/ self-aligned double-polysilicon bipolar technology using only production-like process steps. The achieved data rate is a record value for silicon and comparable with the best results for this type of circuit realized in SiGe and III-V technologies.

[1]  Osaake Nakajima,et al.  Twenty-Gbit/s signal transmission using a simple high-sensitivity optical receiver , 1992 .

[2]  Z.-G. Wang,et al.  20-40 Gbit/s 0.2 /spl mu/m GaAs HEMT chip set for optical data receiver , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[3]  Hans-Martin Rein,et al.  Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/s , 1996, IEEE J. Solid State Circuits.

[4]  Josef Bock,et al.  46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technology , 1996, IEEE J. Solid State Circuits.

[5]  J. Popp,et al.  In-Situ Doped Emitter-Polysilicon for 0.5 μm Silicon Bipolar Technology , 1995, ESSDERC '95: Proceedings of the 25th European Solid State Device Research Conference.

[6]  K.C. Wang,et al.  Packaged clock recovery integrated circuits for 40 Gbit/s optical communication links , 1996, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium. 18th Annual Technical Digest 1996.

[7]  Hans-Martin Rein,et al.  60 Gbit/s time-division multiplexer in SiGe-bipolar technology with special regard to mounting and measuring technique , 1997 .

[8]  Hannu Tenhunen,et al.  InP-HBT chip-set for 40-Gb/s fiber optical communication systems operational at 3 V , 1997 .

[9]  J. Hauenschild,et al.  A 22 Gb/s decision circuit and a 32 Gb/s regenerating demultiplexer IC fabricated in silicon bipolar technology , 1992, Proceedings of the 1992 Bipolar/BiCMOS Circuits and Technology Meeting.

[10]  Urs Fischer,et al.  20 Gbit/s TDM nonrepeatered transmission over 198 km DSF using Si-bipolar IC for demultiplexing and clock recovery , 2002, Proceedings of European Conference on Optical Communication.

[11]  M. Wurzer,et al.  60 Gbit/s regenerating demultiplexer in SiGe bipolar technology , 1997 .

[12]  C. Weiske,et al.  40 Gbit/s unrepeatered optical transmission over 148 km by electrical time division multiplexing and demultiplexing , 1997 .

[13]  Hans-Martin Rein,et al.  Influence of transmission-line interconnections between gigabit-per-second ICs on time jitter and instabilities , 1990 .

[14]  K. Aufinger,et al.  A 50 GHz implanted base silicon bipolar technology with 35 GHz static frequency divider , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.