X-architecture zero-skew clock tree construction with performance and DFM considerations

As IC fabrication technologies get into nanometer era, clock routing gradually dominates SOC performance indicated by delay, cost, and power consumption. Moreover, the yield losses of clock tree induced by antenna effect and via failures are the critical problems in DFM. Based on X-architecture routing patterns, we propose a system of X-architecture zero-skew clock tree construction with performance and DFM considerations. The system first constructs an X-clock tree and inserts buffers for reducing delay. To fix the antenna violations in clock tree, jumper insertion and layer assignment techniques are applied. Moreover, redundant vias are placed to improve via yield. Experimental results on benchmarks show that our system can outperform the existing works on delay reduction, power saving, via count, antenna violation fixing, and double-via insertion rate.

[1]  Chun-Hao Wang,et al.  λ-geometry clock tree construction with wirelength and via minimization , 2007, 2007 International Symposium on VLSI Design, Automation and Test (VLSI-DAT).

[2]  B. Nowak,et al.  Fitted Elmore delay: a simple and accurate interconnect delay model , 2004, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3]  Wai-Kei Mak,et al.  Low-power gated and buffered clock network construction , 2008, TODE.

[4]  Jan-Ou Wu,et al.  X-architecture clock tree construction associated with buffer insertion and sizing , 2009, 2009 1st Asia Symposium on Quality Electronic Design.

[5]  Chia-Chun Tsai,et al.  Antenna Violation Avoidance/Fixing for X-clock routing , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[6]  Adnan Aziz,et al.  Zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion , 2000, ISPD '00.

[7]  R. Tsay.  Exact zero skew , 1991, ICCAD 1991.

[8]  Yici Cai,et al.  High performance clock routing in X-architecture , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[9]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[10]  Kiat Seng Yeo,et al.  Design of probabilistic-based Markov Random Field logic gates in 65nm CMOS technology , 2010, 2010 International SoC Design Conference.

[11]  Yici Cai,et al.  Zero skew clock routing in X-architecture based on an improved greedy matching algorithm , 2008, Integr..

[12]  J. Cong,et al.  Interconnect design for deep submicron ICs , 1997, ICCAD 1997.

[13]  Jan-Ou Wu,et al.  X-clock tree construction for antenna avoidance , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[14]  Eric V. Denardo,et al.  Flows in Networks , 2011 .

[15]  Chia-Chun Tsai,et al.  Double-via insertion enhanced X-architecture clock routing for reliability , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[16]  Jan-Ou Wu,et al.  X-clock routing based on pattern matching , 2008, 2008 IEEE International SOC Conference.

[17]  Jeng-Liang Tsai,et al.  Zero skew clock-tree optimization with buffer insertion/sizing and wire sizing , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[18]  Yao-Wen Chang,et al.  Full-Chip Routing Considering Double-Via Insertion , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Sunil P. Khatri,et al.  Non-Manhattan routing using a Manhattan router , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[20]  Sandip Kundu,et al.  Towards efficient on-chip sensor interconnect architecture for multi-core processors , 2010, 2010 International SoC Design Conference.