Bandwidth availability of multiple-bus multiprocessors

The effect of failures on the performance of multiple-bus multiprocessors is considered. Bandwidth expressions for this architecture are derived for uniform and nonuniform memory references. Mathematical models are developed to compute the reliability and the performance-related bandwidth availability (BA). The results obtained for the multiple-bus interconnection are compared with those of a crossbar. The models are also extended to analyze the partial bus structure, where the memories are divided into groups and each group is connected to a subset of buses. The reliability and the BA of the multiple-bus and partial bus architectures are compared.

[1]  Daniel P. Siewiorek,et al.  Reliability models for multiprocessor systems with and without periodic maintenance , 1976 .

[2]  John F. Meyer,et al.  On Evaluating the Performability of Degradable Computing Systems , 1980, IEEE Transactions on Computers.

[3]  Kishor S. Trivedi.  Probability and Statistics with Reliability, Queuing, and Computer Science Applications , 1984 .

[4]  Tilak Agerwala,et al.  Performance Analysis of Future Shared Storage Systems , 1984, IBM J. Res. Dev..

[5]  Mateo Valero,et al.  A performance evaluation of the multiple bus network for multiprocessor systems , 1983, SIGMETRICS '83.

[6]  Gordon Bell,et al.  C.mmp: a multi-mini-processor , 1972, AFIPS '72 (Fall, part II).

[7]  Keki B. Irani,et al.  A Closed-Form Solution for the Perfornance Analysis of Multiple-Bus Multiprocessor Systems , 1984, IEEE Transactions on Computers.

[8]  Tse-yun Feng,et al.  A Survey of Interconnection Networks , 1981, Computer.

[9]  T.C.K. Chou,et al.  Performance/Availability Model of Shared Resource Multiprocessors , 1980, IEEE Transactions on Reliability.

[10]  P. A. P. Moran,et al.  An introduction to probability theory , 1968 .

[11]  Mateo Valero,et al.  Bandwidth of Crossbar and Multiple-Bus Connections for Multiprocessors , 1982, IEEE Transactions on Computers.

[12]  Dileep Bhandarkar,et al.  Analysis of Memory Interference in Multiprocessors , 1975, IEEE Transactions on Computers.

[13]  Thomas F. Arnold,et al.  The Concept of Coverage and Its Effect on the Reliability Model of a Repairable System , 1973, IEEE Transactions on Computers.

[14]  Marco Ajmone Marsan,et al.  Markov Models for Multiple Bus Multiprocessor Systems , 1982, IEEE Transactions on Computers.

[15]  John P. Hayes,et al.  Analysis of Multiple-Bus Interconnection Networks , 1986, J. Parallel Distributed Comput..

[16]  Laxmi N. Bhuyan.  An Analysis of Processor-Memory Interconnection Networks , 1985, IEEE Transactions on Computers.

[17]  Kai Hwang,et al.  Combinatorial Reliability Analysis of Multiprocessor Computers , 1982, IEEE Transactions on Reliability.