Synthesis of application-specific highly-efficient multi-mode systems for low-power applications

We present a novel design methodology for synthesizing multiple configurations (or modes) into a single programmable system. Many DSP and multimedia applications require reconfigurability of a system along with efficiency in terms of power performance and area. FPGAs provide a reconfigurable platform, however, they are slower in speed with significantly higher power consumption than achievable by a customized ASIC. In this work, we have developed techniques to realize an efficient reconfigurable system for a set of user-specified configurations. A data flow graph transformation method coupled with efficient scheduling and allocation are used to automatically synthesize the system from its behavioral level specifications. Experimental results on several applications demonstrate that we can achieve about 60/spl times/ power reduction on average with about 4/spl times/ improvement in performance over corresponding FPGA implementations.

[1]  Kaushik Roy,et al.  A coarse-grained FPGA architecture for high-performance FIR filtering , 1998, FPGA '98.

[2]  Kaushik Roy,et al.  Signal Strength Based Switching Activity Modeling and Estimation for DSP Applications , 2001, VLSI Design.

[3]  Miodrag Potkonjak,et al.  Behavioral-level synthesis of heterogeneous BISR reconfigurable ASIC's , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[5]  Jordi Cortadella,et al.  High-level synthesis techniques for reducing the activity of functional units , 1995, ISLPED '95.

[6]  Khurram Muhammad,et al.  DSP data path synthesis for low-power applications , 2001, 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.01CH37221).

[7]  Minh N. Do,et al.  Youn-Long Steve Lin , 1992 .

[8]  Yu-Chin Hsu,et al.  Data path allocation based on bipartite weighted matching , 1990, 27th ACM/IEEE Design Automation Conference.

[9]  Kam-Wing Ng,et al.  A review of high-level synthesis for dynamically reconfigurable FPGAs , 2000, Microprocess. Microsystems.

[10]  Tughrul Arslan,et al.  Proceedings Design, Automation and Test in Europe Conference and Exhibition , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.