Buffer insertion for noise and delay optimization

Buffer insertion has successfully been applied to reduce delay in global interconnect paths: however, existing techniques only optimize delay and timing slack. With the increasing ratio of coupling to total capacitance and the use of aggressive dynamic logic circuit families, noise is becoming a major design bottleneck. We present comprehensive buffer insertion techniques for noise and delay optimisation. Our experiments on a microprocessor design show that our approach fixes all noise violations that were identified by a detailed, simulation-based noise analysis tool. Further, we show that the performance penalty induced by optimizing both delay and noise as opposed to only delay is 2%.

[1]  Mark A. Franklin,et al.  Optimum buffer circuits for driving long uniform lines , 1991 .

[2]  Anirudh Devgan,et al.  Efficient coupled noise estimation for on-chip interconnects , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[3]  Chung-Kuan Cheng,et al.  Timing optimization for multi-source nets: characterization and optimal repeater insertion , 1997, DAC.

[4]  Roland W. Freund,et al.  Reduced-Order Modeling of Large Linear Subcircuits via a Block Lanczos Algorithm , 1995, 32nd Design Automation Conference.

[5]  Chung-Kuan Cheng,et al.  Simultaneous routing and buffer insertion for high performance interconnect , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[6]  Paul Penfield,et al.  Signal Delay in RC Tree Networks , 1981, 18th Design Automation Conference.

[7]  Jürgen Koehl,et al.  Analysis, reduction and avoidance of crosstalk on VLSI chips , 1998, ISPD '98.

[8]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  C. Leonard Berman,et al.  The fanout problem: from theory to practice , 1989 .

[10]  E. J. Rymaszewski,et al.  Microelectronics Packaging Handbook , 1988 .

[11]  Martin D. F. Wong,et al.  Closed form solution to simultaneous buffer insertion/sizing and wire sizing , 1997, ISPD '97.

[12]  Lawrence T. Pileggi,et al.  PRIMO: probability interpretation of moments for delay calculation , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[13]  Malgorzata Marek-Sadowska,et al.  Crosstalk reduction for VLSI , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  Emrah Acar,et al.  h-gamma: an RC delay metric based on a gamma distribution approximation of the homogeneous response , 1998, ICCAD '98.

[15]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[16]  Malgorzata Marek-Sadowska,et al.  A fast and efficient algorithm for determining fanout trees in large networks , 1991, Proceedings of the European Conference on Design Automation..

[17]  Chris Chu,et al.  A new approach to simultaneous buffer insertion and wire sizing , 1997, ICCAD 1997.

[18]  Peter Suaris,et al.  A Methodology and Algorithms for Post-Placement Delay Optimization , 1994, 31st Design Automation Conference.

[19]  Mark Horowitz,et al.  Signal Delay in RC Tree Networks , 1983, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[20]  L.P.P.P. van Ginneken,et al.  Buffer placement in distributed RC-tree networks for minimal Elmore delay , 1990, IEEE International Symposium on Circuits and Systems.

[21]  Charles J. Alpert,et al.  Wire segmenting for improved buffer insertion , 1997, DAC.

[22]  Ivor Catt,et al.  Crosstalk (Noise) in Digital Systems , 1967, IEEE Trans. Electron. Comput..

[23]  A. Kahng,et al.  A new approach to simultaneous buffer insertion and wire sizing , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[24]  W. C. Elmore.  The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers , 1948 .

[25]  Jason Cong,et al.  Performance optimization of VLSI interconnect layout , 1996, Integr..

[26]  L. Gal,et al.  On-chip cross talk-the new signal integrity challenge , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[27]  Jason Cong,et al.  Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion , 1996 .

[28]  Tom Dillinger,et al.  Delay bounded buffered tree construction for timing driven floorplanning , 1997, 1997 Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[29]  A.L. Sangiovanni-Vincentelli,et al.  Techniques For Crosstalk Avoidance In The Physical Design Of High-performance Digital Systems , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[30]  Chung-Kuan Cheng,et al.  Optimal wire sizing and buffer insertion for low power and a generalized delay model , 1995, ICCAD.