A 0.35 μm 700 V BCD technology with self-isolated and non-isolated ultra-low specific on-resistance DB-nLDMOS

Integrated in a 0.35 μm 700 V BCD process platform, ultra-low R<sub>on, sp</sub> 700 V self-ISO (isolated) and NISO (non-isolated) DB-nLDMOS (dual P-buried-layer nLDMOS) are proposed in this paper. 800 V and 780 V are achieved for NISO and ISO DB-nLDMOS, of which R<sub>on, sp</sub> are 11.5 Ω·mm<sup>2</sup> and 11.2 Ω·mm<sup>2</sup>, respectively. Utra-low R<sub>on, sp</sub> benefits from optimized device size and strict limitations for annealing temperature and time after P-bury-layer implantation. For ISO DB-nLDMOS, by separately implanting NWELLs, NWELL drift region of low doping concentration under gate poly is achieved and then premature avalanche breakdown around bird's beak is avoided. Moreover, a 600 V DB-nJFET (dual P-buried-layer nJFET) with innovative 3D pinch-off structure is also presented.

[1]  Sujit Banerjee,et al.  Design of stable 700V Lateral MOSFET for new generation, low-cost off-line SMPS , 2010, 2010 22nd International Symposium on Power Semiconductor Devices & IC's (ISPSD).

[2]  Xingbi Chen,et al.  A novel high voltage start-up current source for SMPS , 2012, 2012 24th International Symposium on Power Semiconductor Devices and ICs.

[3]  G. Cantone,et al.  A novel 0.35µm 800V BCD technology platform for offline applications , 2012, 2012 24th International Symposium on Power Semiconductor Devices and ICs.

[4]  J. L. Tsay,et al.  State-of-the-art device in high voltage power ICs with lowest on-state resistance , 2010, 2010 International Electron Devices Meeting.

[5]  M. Darwish,et al.  A new 800 V lateral MOSFET with dual conduction paths , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).

[6]  Bo Zhang,et al.  A novel substrate-assisted RESURF technology for small curvature radius junction , 2011, 2011 IEEE 23rd International Symposium on Power Semiconductor Devices and ICs.