Design of a Multimode QC-LDPC Decoder Based on Shift-Routing Network
暂无分享,去创建一个
Shyh-Jye Jou | Hsie-Chia Chang | Chen-Yi Lee | Chien-Ching Lin | Chih-Lung Chen | Yar-Sun Hsu | Chih-Hao Liu | Shao-Wei Yen | Chen-Yi Lee | Hsie-Chia Chang | S. Jou | Chih-Hao Liu | Chien-Ching Lin | Chih-Lung Chen | Yar-Sun Hsu | Shao-Wei Yen
[1] Luca Fanucci,et al. Multi-size circular shifting networks for decoders of structured LDPC codes , 2007 .
[2] Xin-Yu Shih,et al. An 8.29 mm$^{2}$ 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 $\mu$m CMOS Process , 2008, IEEE Journal of Solid-State Circuits.
[3] Mohammad M. Mansour,et al. A 640-Mb/s 2048-bit programmable LDPC decoder chip , 2006, IEEE Journal of Solid-State Circuits.
[4] Jun Tang,et al. Reconfigurable Shuffle Network Design in LDPC Decoders , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).
[5] Lei Yang,et al. Code construction and FPGA implementation of a low-error-floor multi-rate low-density Parity-check code decoder , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[6] Joseph R. Cavallaro,et al. Configurable, High Throughput, Irregular LDPC Decoder Architecture: Tradeoff Analysis and Implementation , 2006, IEEE 17th International Conference on Application-specific Systems, Architectures and Processors (ASAP'06).
[7] D.E. Hocevar,et al. A reduced complexity decoder architecture via layered decoding of LDPC codes , 2004, IEEE Workshop onSignal Processing Systems, 2004. SIPS 2004..
[8] Hsie-Chia Chang,et al. Multi-mode message passing switch networks applied for QC-LDPC decoder , 2008, 2008 IEEE International Symposium on Circuits and Systems.
[9] Zhongfeng Wang,et al. Efficient Shuffle Network Architecture and Application for WiMAX LDPC Decoders , 2009, IEEE Trans. Circuits Syst. II Express Briefs.
[10] Manabu Hagiwara,et al. Quasicyclic low-density parity-check codes from circulant permutation matrices , 2009, IEEE Transactions on Information Theory.
[11] Frank Kienle,et al. A Synthesizable IP Core for WIMAX 802.16E LDPC Code Decoding , 2006, 2006 IEEE 17th International Symposium on Personal, Indoor and Mobile Radio Communications.
[12] Xin-Yu Shih,et al. A 19-mode 8.29mm2 52-mW LDPC Decoder Chipp for IEEE 802.16e System , 2007, 2007 IEEE Symposium on VLSI Circuits.
[13] Anthony D. Fagan,et al. A Versatile Variable Rate LDPC Codec Architecture , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.
[14] Shyh-Jye Jou,et al. An LDPC Decoder Chip Based on Self-Routing Network for IEEE 802.16e Applications , 2008, IEEE Journal of Solid-State Circuits.
[15] In-Cheol Park,et al. Loosely coupled memory-based decoding architecture for low density parity check codes , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[17] A. J. Blanksby,et al. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.
[18] A. Blanksby,et al. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.
[19] Shu Lin,et al. Near-Shannon-limit quasi-cyclic low-density parity-check codes , 2003, IEEE Transactions on Communications.