An SRAM weak cell fault model and a DFT technique with a programmable detection threshold

SRAM cell stability has become an important design and test issue owing to significant process spreads, non-ideal operational conditions, and subtle manufacturing defects in scaled-down geometries. In this article, we carry out an extensive SRAM SNM sensitivity analysis and propose an SRAM cell stability fault model for weak cell detection. This fault model is used to design and verify a proposed digitally programmable design-for-test (DFT) technique targeting the weak cell detection in embedded SRAMs (eSRAM).

[1]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .

[2]  A. Kablanian.  Embedded Memory Test and Repair , 2002, MTDT.

[3]  Yervant Zorian.  Embedded memory test and repair: infrastructure IP for SOC yield , 2002, Proceedings. International Test Conference.

[4]  Ali Keshavarzi,et al.  Parametric failures in CMOS ICs - a defect-based analysis , 2002, Proceedings. International Test Conference.

[5]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[6]  Yervant Zorian,et al.  Embedded-memory test and repair: infrastructure IP for SoC yield , 2003, IEEE Design & Test of Computers.

[7]  Manoj Sachdev.  Defect Oriented Testing for CMOS Analog and Digital Circuits , 1997 .

[8]  T. Toms,et al.  Soft-defect detection (SDD) technique for a high-reliability CMOS SRAM , 1990 .

[9]  Ding-Ming Kwai,et al.  Detection of SRAM cell stability by lowering array supply voltage , 2000, Proceedings of the Ninth Asian Test Symposium.

[10]  Harold Pilo,et al.  Bitline contacts in high density SRAMs: design for testability and stressability , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[11]  A. Meixner,et al.  Weak Write Test Mode: an SRAM cell stability design for test technique , 1996, Proceedings International Test Conference 1997.

[12]  Yong-Bin Kim,et al.  A deep sub-micron SRAM cell design and analysis methodology , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[13]  J. Povazanec,et al.  Integration of SRAM redundancy into production test , 2002, Proceedings. International Test Conference.

[14]  J. Hauser.  Noise margin criteria for digital logic circuits , 1993 .