A 0.95-mW 6-b 700-MS/s Single-Channel Loop-Unrolled SAR ADC in 40-nm CMOS

This brief presents a low-power and high-speed single-channel successive approximation register (SAR) analog-to-digital converter (ADC). It uses a loop-unrolled architecture with multiple comparators. Each comparator is used not only to make a comparison but also to store its output and generate an asynchronous clock to trigger the next comparator. The SAR logic is significantly simplified to increase speed and reduce power. The comparator offset and decision time are optimized with a bidirectional single-side switching technique by controlling the input common-mode voltage <inline-formula> <tex-math notation="LaTeX">$V_\mathrm{cm}$</tex-math></inline-formula>. To remove the nonlinearity due to the comparators' offset mismatch, a simple and effective <inline-formula> <tex-math notation="LaTeX">$V_\mathrm{cm}$</tex-math></inline-formula>- adaptive offset calibration technique is proposed. The prototype ADC in 40-nm CMOS achieves a 35-dB signal to noise-plus-distortion ratio and a 48-dB spurious-free dynamic range at a 700-MS/s sampling rate. It consumes 0.95 mW, leading to a Walden figure-of-merit (FOM) of 30 fJ/conversion-step and a Schreier FOM of 153.4 dB.

[1]  Robert H. Walden,et al.  Analog-to-digital converter survey and analysis , 1999, IEEE J. Sel. Areas Commun..

[2]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[3]  I. Galton,et al.  A digitally enhanced 1.8-V 15-bit 40-MSample/s CMOS pipelined ADC , 2004, IEEE Journal of Solid-State Circuits.

[4]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[5]  R.W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOS , 2006, IEEE Journal of Solid-State Circuits.

[6]  Robert W. Brodersen,et al.  A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS , 2006 .

[7]  Soon-Jyh Chang,et al.  An Asynchronous Binary-Search ADC Architecture With a Reduced Comparator Count , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Robert W. Brodersen,et al.  A 1 GS/s 6 Bit 6.7 mW Successive Approximation ADC Using Asynchronous Processing , 2010, IEEE Journal of Solid-State Circuits.

[9]  Patrick Chiang,et al.  A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[10]  Franco Maloberti,et al.  An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC , 2012, IEEE Journal of Solid-State Circuits.

[11]  Jan Craninckx,et al.  A 1.7 mW 11b 250 MS/s 2-Times Interleaved Fully Dynamic Pipelined SAR ADC in 40 nm Digital CMOS , 2012, IEEE Journal of Solid-State Circuits.

[12]  Yusuf Leblebici,et al.  A 3.1 mW 8b 1.2 GS/s Single-Channel Asynchronous SAR ADC With Alternate Comparators for Enhanced Speed in 32 nm Digital SOI CMOS , 2013, IEEE Journal of Solid-State Circuits.

[13]  Hsin-Shu Chen,et al.  A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOS , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Nan Sun,et al.  An Energy-Efficient Low Frequency-Dependence Switching Technique for SAR ADCs , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Mohammad Taherzadeh-Sani,et al.  A 10-bit 110 kS/s 1.16 $\mu\hbox{W}$ SA-ADC With a Hybrid Differential/Single-Ended DAC in 180-nm CMOS for Multichannel Biomedical Applications , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[16]  Yintang Yang,et al.  A 19-nW 0.7-V CMOS Voltage Reference With No Amplifiers and No Clock Circuits , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[17]  Nan Sun,et al.  A 24-µW 11-bit 1-MS/s SAR ADC with a bidirectional single-side switching technique , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[18]  Won Namgoong,et al.  Comparator Power Minimization Analysis for SAR ADC Using Multiple Comparators , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[19]  Zhangming Zhu,et al.  A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18- μm CMOS for Medical Implant Devices. , 2015 .

[20]  Zhangming Zhu,et al.  A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-$\mu{\rm m}$ CMOS for Medical Implant Devices , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Maliang Liu,et al.  A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 $\mu{\rm m}$ CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[22]  Yeonam Yoon,et al.  A 10.5-b ENOB 645 nW 100kS/s SAR ADC with statistical estimation based noise reduction , 2015, 2015 IEEE Custom Integrated Circuits Conference (CICC).

[23]  Ho-Jin Park,et al.  26.7 A 2.6b/cycle-architecture-based 10b 1 JGS/s 15.4mW 4×-time-interleaved SAR ADC with a multistep hardware-retirement technique , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.