Addition related arithmetic operations via controlled transport of charge

This work investigates the single electron tunneling (SET) technology-based computation of basic addition related arithmetic functions, e.g., addition and multiplication, via a novel computation paradigm, which we refer to as electron counting arithmetic, that is based on controlling the transport of discrete quantities of electrons within the SET circuit. First, assuming that the number of controllable electrons within the system is unrestricted, we prove that the addition of two n-bit operands can be computed with a depth-2 network composed out of 3n+1 circuit elements and that the multiplication of two n-bit operands can be computed with a depth-3 network composed out of 4n-1 circuit elements. Second, assuming that the number of controllable electrons cannot be higher than a given constant r determined by practical limitations, we prove that the addition of two n-bit operands can be computed with a depth-(n/r+3) network composed out of 3n+1+n/r circuit elements. Under the same restriction, we suggest methods to reduce the addition network depth in the order of logn/r and to perform n-bit multiplication in an O(logn/r) delay. Finally, we propose SET-based implementations for a set of basic electron counting building blocks and implement a number of circuits operating under the electron counting paradigm as follows: 4-bit digital to analog converter, 5-bit analog to digital converter, 4-bit adder, and 3-bit multiplier. All proposed implementations are verified by means of simulation.

[1]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[2]  John R. Tucker,et al.  Complementary digital logic based on the ``Coulomb blockade'' , 1992 .

[3]  Stamatis Vassiliadis,et al.  Digital to analog conversion performed in single electron technology , 2001, Proceedings of the 2001 1st IEEE Conference on Nanotechnology. IEEE-NANO 2001 (Cat. No.01EX516).

[4]  Esteve,et al.  Frequency-locked turnstile device for single electrons. , 1992, Physical review letters.

[5]  J. E. Mooij,et al.  Single-electron inverter , 2000, cond-mat/0011520.

[6]  Saburo Muroga,et al.  Threshold logic and its applications , 1971 .

[7]  Stamatis Vassiliadis,et al.  On computing addition related arithmetic operations via controlled transport of charge , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[8]  Nobuyuki Yoshikawa,et al.  Complementary Digital Logic Using Resistively Coupled Single-Electron Transistor , 1996 .

[9]  Alexander B. Zorin,et al.  Operation of a three-junction single-electron pump with on-chip resistors , 2001 .

[10]  A. A. Odintsov,et al.  Macroscopic quantum tunneling of the electric charge in small tunnel junctions , 1989 .

[11]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[12]  Stamatis Vassiliadis,et al.  Static buffered SET based logic gates , 2002, Proceedings of the 2nd IEEE Conference on Nanotechnology.

[13]  Konstantin K. Likharev,et al.  Single‐electron transistor logic , 1996 .

[14]  Konstantin K. Likharev,et al.  Correlated Single Electron Tunneling In Ultrasmall Junctions , 1991 .

[15]  Sorin Cotofana,et al.  Achieving fanout capabilities in single electron encoded logic networks , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[16]  Moon–Young Jeong,et al.  Performance of Single-Electron Transistor Logic Composed of Multi-gate Single-Electron Transistors , 1997 .

[17]  S. V. Vyshenskii,et al.  SET Circuits for Digital Applications , 1992 .

[18]  C. Lageweg,et al.  Single electron encoded latches and flip-flops , 2004, IEEE Transactions on Nanotechnology.

[19]  Stamatis Vassiliadis,et al.  2-1 Additions and Related Arithmetic Operations with Threshold Logic , 1996, IEEE Trans. Computers.

[20]  Christoph Wasshuber,et al.  A single-electron device and circuit simulator , 1997 .

[21]  J. Niemeyer,et al.  Coulomb blockade and cotunneling in single electron circuits with on-chip resistors: Towards the implementation of the R pump , 2000 .

[22]  Koji Ishibashi,et al.  Fabrication of a single-electron inverter in multiwall carbon nanotubes , 2003 .

[23]  Stamatis Vassiliadis,et al.  A linear threshold gate implementation in single electron technology , 2001, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems.

[24]  Yasuo Takahashi,et al.  Fabrication method for IC-oriented Si single-electron transistors , 2000 .

[25]  Nazarov,et al.  Virtual electron diffusion during quantum tunneling of the electric charge. , 1990, Physical review letters.

[26]  K. Likharev.  Correlated discrete transfer of single electrons in ultrasmall tunnel junctions , 1988 .

[27]  Kenji Taniguchi,et al.  Asymmetric Single Electron Turnstile and Its Electronic Circuit Applications , 1998 .

[28]  M. J. Goossens.  Analog neural networks in single-electron tunneling technology , 1998 .

[29]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[30]  J. Niemeyer,et al.  Storage capabilities of a four-junction single-electron trap with an on-chip resistor , 1999 .