Limitations, innovations, and challenges of circuits and devices into a half micrometer and beyond

Limitations, innovations, and challenges of circuits and devices in silicon integrated circuits when they are scaled down to a half micrometer and smaller are reviewed. The major directions of innovation are given. Then, device innovations in advanced MOSFET devices featuring sizes of a half micrometer, quarter micrometer, and even smaller than one tenth of a micrometer are reviewed. Major issues are signal-to-noise ratio and speed of operation at low supply voltages. It is pointed out that miniaturized MOSFETs with channel lengths even shorter than one tenth of a micrometer could probably be realized with superior performance, but the circuit technique of using them at low-voltage power supplies still remains a challenge. Finally, it is pointed out that the real challenges in the future will be design and test limits of huge systems, and the real goals of engineers in the future will be functional integration rather than scale integration. >

[1]  R. Izawa,et al.  A 1.5 V circuit technology for 64 Mb DRAMs , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[2]  Eiji Takeda,et al.  Impact of the gate-drain overlapped device (GOLD) for deep submicrometer VLSI , 1988 .

[3]  Kazuo Yano,et al.  PARAMOST - A New Parasitic Resistance Model for Deep Submicron MOS Transistors , 1986 .

[4]  Hideaki Arima,et al.  A novel stacked capacitor cell with dual cell plate for 64 Mb DRAMs , 1990, International Technical Digest on Electron Devices.

[5]  H.J. Shin.  Full-swing logic circuits in a complementary BiCMOS technology , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[6]  S. Ogura,et al.  Design and characteristics of the lightly doped drain-source (LDD) insulated gate field-effect transistor , 1980 .

[7]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultra thin SOI MOSFET , 1989, International Technical Digest on Electron Devices Meeting.

[8]  Y. Nakagome,et al.  A 1.28 μm2 bit-line shielded memory cell technology for 64 Mb DRAMs , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[9]  Kazuo Yano,et al.  A 1.5-V full-swing BiCMOS logic circuit , 1992 .

[10]  K. Ishibashi,et al.  An /spl alpha/-immune, 2V supply voltage SRAM using polysilicon PMOS load cell , 1989, Symposium 1989 on VLSI Circuits.

[11]  Robert H. Dennard.  Power-supply considerations for future scaled CMOS systems , 1989, International Symposium on VLSI Technology, Systems and Applications,.

[12]  D. Hisamoto,et al.  A fully depleted lean-channel transistor (DELTA)-a novel vertical ultrathin SOI MOSFET , 1990, IEEE Electron Device Letters.

[13]  Fumio Horiguchi,et al.  A 33-ns 64-Mb DRAM , 1991 .

[14]  E. Johnson.  Physical limitations on frequency and power parameters of transistors , 1965 .

[15]  Digh Hisamoto,et al.  A 0.1 mu m-gate elevated source and drain MOSFET fabricated by phase-shifted lithography , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[16]  P.P. Gelsinger,et al.  Microprocessors circa 2000 , 1989, IEEE Spectrum.

[17]  M. Yoshimaru.  Rugged Surface Poly-Si Electrode and Low Temperature Deposited Si3N4 for 64Mbit and Beyond STC DRAm Cell , 1990 .

[18]  Minoru Nagata,et al.  Invited) The Potential for Bipolar VLSIs , 1982 .

[19]  S. Shukuri,et al.  Quasi-Complementary BiCMOS For Sub-3-V Digital Circuits , 1991, 1991 Symposium on VLSI Circuits.

[20]  K. Ishibashi,et al.  An alpha -immune, 2-V supply voltage SRAM using a polysilicon PMOS load cell , 1990 .

[21]  Y. Nakagome,et al.  An As-P(n+-n-)double diffused drain MOSFET for VLSI's , 1983, IEEE Transactions on Electron Devices.

[22]  Kiyoo Itoh,et al.  A 1.5 V DRAM for battery-based applications , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[23]  Shinji Okazaki,et al.  0.1 mu m CMOS devices using low-impurity-channel transistors (LICT) , 1990, International Technical Digest on Electron Devices.

[24]  Takamaro Kikkawa,et al.  A capacitor-over-bit-line (COB) cell with a hemispherical-grain storage node for 64 Mb DRAMs , 1990, International Technical Digest on Electron Devices.

[25]  Shigeyoshi Watanabe,et al.  A 33ns 64Mb DRAM , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[26]  J. Brews.  Subthreshold behavior of uniformly and nonuniformly doped long-channel MOSFET , 1979, IEEE Transactions on Electron Devices.

[27]  Eiji Takeda,et al.  Substrate Engineering for VTH-Scaling at Low Supply Voltage (1.5-3 V) in ULSIs , 1989 .

[28]  S. Konaka,et al.  HSST BiCMOS technology with 26 ps ECL and 45 ps 2 V CMOS inverter , 1990, International Technical Digest on Electron Devices.

[29]  Masaru Sasago,et al.  A 64Mb DRAM With Meshed Power Line And Distributed Sense-amplifier Driver , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[30]  S. Kayano,et al.  A 45-ns 64-Mb DRAM with a merged match-line test architecture , 1991 .

[31]  Toshiya Uchida,et al.  A 40ns 64Mb DRAM With Current-sensing Data-bus Amplifier , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[32]  Fumio Horiguchi,et al.  Process integration for 64 M DRAM using an asymmetrical stacked trench capacitor (AST) cell , 1990, International Technical Digest on Electron Devices.

[33]  T. Kure,et al.  The impact of gate-drain overlapped LDD (GOLD) for deep submicron VLSI's , 1987, 1987 International Electron Devices Meeting.

[34]  M. Koyanagi,et al.  A novel submicron LDD transistor with inverse-T gate structure , 1986, International Electron Devices Meeting.

[35]  D. Moy,et al.  Experimental technology and characterization of self-aligned 0.1µm-gate-length low-temperature operation NMOS devices , 1987, 1987 International Electron Devices Meeting.

[36]  M. Yoshimaru,et al.  Rugged surface poly-Si electrode and low temperature deposited Si/sub 3/N/sub 4/ for 64 Mbit and beyond STC DRAM cell , 1990, International Technical Digest on Electron Devices.