Design and Hardware Implementation of QoSS - AES Processor for Multimedia applications

For real-time applications, there are several factors (time, cost, power) that are moving security considerations from a function centric perspective into a system architecture (hardware/software) design issue. Advanced Encryption Standard (AES) is used nowadays extensively in many network and multimedia applications to address security issues. The AES algorithm specifies three key sizes: 128, 192 and 256 bits offering different levels of security. To deal with the amount of application and intensive computation given by security mechanisms, we define and develop a QoSS (Quality of Security Service) model for reconfigurable AES processor. QoSS has been designed and implemented to achieve a flexible trade-off between overheads caused by security services and system performance. The proposed architecture can provide up to 12 AES block cipher schemes within a reasonable hardware cost. We envisage a security vector in a fully functional QoSS request to include levels of service for the range of security service and mechanisms. Our unified hardware can run both the original AES algorithm and the extended AES algorithm (QoSS-AES). A novel on-the-fly AES encryption/ decryption design is also proposed for 128-, 192-, and 256-bit keys. The performance of the proposed processor has been analyzed in an MPEG4 video compression standard. The results revealed that the QoSS-AES processor is well suited to provide high security communication with low latencies. In our implementation based on Xilinx Virtex FPGAs, speed/area/power results from these processors are analyzed and shown to compare favorably with other well known FPGA based implementations.

[1]  Binoy Ravindran,et al.  DeSiDeRaTa: QoS Management Technology for Dynamic, Scalable, Dependable, Real-Time Systems , 1998 .

[2]  Sandra Dominikus,et al.  A Highly Regular and Scalable AES Hardware Architecture , 2003, IEEE Trans. Computers.

[3]  Andrew T. Campbell,et al.  A survey of QoS architectures , 1998, Multimedia Systems.

[4]  Lei Tang,et al.  Methods for encrypting and decrypting MPEG video data efficiently , 1997, MULTIMEDIA '96.

[5]  尚弘 島影.  National Institute of Standards and Technologyにおける超伝導研究及び生活 , 2001 .

[6]  Vincent Rijmen,et al.  Differential Cryptanalysis of Q , 2001, FSE.

[7]  A.P. Kakarountas,et al.  A high-throughput area efficient FPGA implementation of AES-128 Encryption , 2005, IEEE Workshop on Signal Processing Systems Design and Implementation, 2005..

[8]  Stefan Lucks,et al.  Attacking Seven Rounds of Rijndael under 192-bit and 256-bit Keys , 2000, AES Candidate Conference.

[9]  Bart Preneel,et al.  Power-analysis attack on an ASIC AES implementation , 2004, International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004..

[10]  Ingrid Verbauwhede,et al.  A hardware implementation in FPGA of the Rijndael algorithm , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[11]  S. Yang,et al.  AES-Based Security Coprocessor IC in 0.18-$muhbox m$CMOS With Resistance to Differential Power Analysis Side-Channel Attacks , 2006, IEEE Journal of Solid-State Circuits.

[12]  Ingrid Verbauwhede,et al.  Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors , 2006, IEEE Transactions on Computers.

[13]  Cheng-Wen Wu,et al.  A high-throughput low-cost AES processor , 2003, IEEE Communications Magazine.

[14]  Ignacio Algredo-Badillo,et al.  Design and Implementation of an FPGA-Based 1.452-Gbps Non-pipelined AES Architecture , 2006, ICCSA.

[15]  Odysseas G. Koufopavlou,et al.  Architectures and VLSI Implementations of the AES-Proposal Rijndael , 2002, IEEE Trans. Computers.

[16]  Patrick Schaumont,et al.  Design and performance testing of a 2.29-GB/s Rijndael processor , 2003, IEEE J. Solid State Circuits.

[17]  Bruce Schneier,et al.  Improved Cryptanalysis of Rijndael , 2000, FSE.

[18]  Jean-Didier Legat,et al.  A methodology to implement block ciphers in reconfigurable hardware and its application to fast and compact AES RIJNDAEL , 2003, FPGA '03.

[19]  Wenjun Zeng,et al.  Efficient frequency domain selective scrambling of digital video , 2003, IEEE Trans. Multim..

[20]  Eli Biham,et al.  Differential cryptanalysis of DES-like cryptosystems , 1990, Journal of Cryptology.

[21]  Rached Tourki,et al.  A Modified AES Based Algorithm for Image Encryption , 2007 .

[22]  Matthew J. B. Robshaw,et al.  The Cryptanalysis of the AES - A Brief Survey , 2004, AES Conference.

[23]  Bing-Fei Wu,et al.  Simple error detection methods for hardware implementation of Advanced Encryption Standard , 2006, IEEE Transactions on Computers.

[24]  Nadia Nedjah,et al.  A Compact Piplined Hardware Implementation of the AES-128 Cipher , 2006, Third International Conference on Information Technology: New Generations (ITNG'06).

[25]  Francisco Rodríguez-Henríquez,et al.  AES algorithm implementation - an efficient approach for sequential and pipeline architectures , 2003, Proceedings of the Fourth Mexican International Conference on Computer Science, 2003. ENC 2003..

[26]  Alex Yakovlev,et al.  High-security asynchronous circuit implementation of AES , 2006 .

[27]  Cheng-Wen Wu,et al.  A configurable AES processor for enhanced security , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[28]  Raphael C.-W. Phan,et al.  Impossible differential cryptanalysis of 7-round Advanced Encryption Standard (AES) , 2004, Inf. Process. Lett..