An 11-bit successive approximation analog-to-digital converter based on a combined capacitor-resistor network

SummaryWithin this work an 11-bit integrated Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) based on a combined capacitor and resistor network is presented. Utilizing this approach, the chip area is reduced by the factor of 24 compared to conventional solutions without any interpolation and it occupies only 0.3 mm2. Furthermore, the equivalent capacitance is decreased by connecting two capacitors in series, whereby the matching and the power consumption are improved. The measured Differential Non-Linearity (DNL) and the Integral Non-Linearity (INL) are below 0.3 and 0.5 LSBs, respectively. The calculated Effective Number Of Bits (ENOB) accounts to 10.72 bits. The chip is produced in 0.6 µm CMOS technology.

[1]  Bin-Da Liu,et al.  Histogram Based Testing Strategy for ADC , 2006, 2006 15th Asian Test Symposium.

[2]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[3]  A. Nemecek,et al.  A 20MS/s 11-bit Digital-to-Analog Converter Using a Combined Capacitor and Resistor Network , 2008, 2008 NORCHIP.

[4]  Rms Noise.  ADC Input Noise: The Good, The Bad, and The Ugly. Is No Noise Good Noise? , 2006 .

[5]  M. F. Wagdy,et al.  Determining ADC effective number of bits via histogram testing , 1991 .

[6]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[7]  F. Kuttner.  A 1.2V 10b 20MSample/s non-binary successive approximation ADC in 0.13/spl mu/m CMOS , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[8]  Horst Zimmermann,et al.  Extraneous-light resistant multipixel range sensor based on a low-power correlating pixel-circuit , 2009, 2009 Proceedings of ESSCIRC.

[9]  Yukihiro Fujimoto,et al.  A current-controlled latch sense amplifier and a static power-saving input buffer for low-power architecture , 1993 .

[10]  Eric A. M. Klumperink,et al.  A 1.9μW 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC , 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[11]  G. Promitzer.  12 bit low power fully differential switched capacitor non-calibrating successive approximation ADC with 1MS/s , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[12]  Jan Craninckx,et al.  A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  T. Nirschl,et al.  Yield and speed optimization of a latch-type voltage sense amplifier , 2004, IEEE Journal of Solid-State Circuits.

[14]  Ran Feng,et al.  IC Design of 2Ms/s 10-bit SAR ADC with Low Power , 2007, 2007 International Symposium on High Density packaging and Microsystem Integration.

[15]  D.A. Hodges,et al.  All-MOS charge-redistribution analog-to-digital conversion techniques. II , 1975, IEEE Journal of Solid-State Circuits.

[16]  Bin-Da Liu,et al.  A new successive approximation architecture for low-power low-cost CMOS A/D converter , 2003, IEEE J. Solid State Circuits.