Computation using mismatch: Neuromorphic extreme learning machines

In this paper, we describe a low power neuromorphic machine learner that utilizes device mismatch prevalent in today's VLSI processes to perform a significant part of the computation while a digital back end enables precision in the final output. The particular machine learning algorithm we use is extreme learning machine (ELM). Mismatch in silicon spiking neurons and synapses are used to perform the vector-matrix multiplication (VMM) that forms the first stage of this classifier and is the most computationally intensive. System simulations are presented to evaluate the dependence of performance (in a classification and a regression task) on analog and digital parameters like weight resolution, maximum spike frequency etc. SPICE simulations show that the proposed implementation is ≈ 92X more energy efficient as opposed to custom digital implementations for a classification task with 100 dimensional inputs. Measurement results for a regression task from a field programmable analog array (FPAA) fabricated in 0.35μm CMOS are presented as a proof of concept.

[1]  Naveen Verma,et al.  A Micro-Power EEG Acquisition SoC With Integrated Feature Extraction Processor for a Chronic Seizure Detection System , 2010, IEEE Journal of Solid-State Circuits.

[2]  Hongming Zhou,et al.  Silicon spiking neurons for hardware implementation of extreme learning machines , 2013, Neurocomputing.

[3]  Hongming Zhou,et al.  Extreme Learning Machine for Regression and Multiclass Classification , 2012, IEEE Transactions on Systems, Man, and Cybernetics, Part B (Cybernetics).

[4]  S. Chakrabartty,et al.  Sub-Microwatt Analog VLSI Trainable Pattern Classifier , 2007, IEEE Journal of Solid-State Circuits.

[5]  Arindam Basu,et al.  Nullcline-Based Design of a Silicon Neuron , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Arindam Basu,et al.  RASP 2.8: A new generation of floating-gate based field programmable analog array , 2008, 2008 IEEE Custom Integrated Circuits Conference.

[7]  Arindam Basu,et al.  A Learning-Enabled Neuron Array IC Based Upon Transistor Channel Models of Biological Phenomena , 2013, IEEE Transactions on Biomedical Circuits and Systems.

[8]  Giacomo Indiveri,et al.  A device mismatch compensation method for VLSI neural networks , 2010, 2010 Biomedical Circuits and Systems Conference (BioCAS).

[9]  Dianhui Wang,et al.  Extreme learning machines: a survey , 2011, Int. J. Mach. Learn. Cybern..

[10]  Giacomo Indiveri,et al.  A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity , 2006, IEEE Transactions on Neural Networks.