On the temporal equivalence of sequential circuits
暂无分享,去创建一个
[1] Robert K. Brayton,et al. Performance optimization of pipelined circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[2] Robert K. Brayton,et al. Retiming of circuits with single phase transparent latches , 1991, [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in Computers and Processors.
[3] Robert K. Brayton,et al. Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[4] Trevor N. Mudge,et al. CheckT/sub c/ and minT/sub c/: timing verification and optimal clocking of synchronous digital circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[5] Srinivas Devadas,et al. Verification of interacting sequential circuits , 1991, DAC '90.
[6] Olivier Coudert,et al. Automating the diagnosis and the rectification of design errors with PRIAM , 1989, ICCAD 1989.
[7] Norman Balabanian,et al. Electrical Network Theory , 1969 .
[8] Nicholas C. Rumin,et al. Automatic determination of optimal clocking parameters in synchronous MOS VLSI circuits , 1988 .
[9] Giovanni De Micheli,et al. Inserting active delay elements to achieve wave pipelining , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[10] Kunle Olukotun,et al. Analysis and design of latch-controlled synchronous digital circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[11] Charles E. Leiserson,et al. Optimizing synchronous systems , 1981, 22nd Annual Symposium on Foundations of Computer Science (sfcs 1981).
[12] K. C Ng,et al. Electrical network theory , 1977 .
[13] Olivier Coudert,et al. Automating the diagnosis and the rectification of design errors with PRIAM , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.