Method and apparatus for checking the geometry of multi-layer patterns for integrated circuit structures.