论文信息 - Reconfigurable Shift Switching Parallel Comparators

Reconfigurable Shift Switching Parallel Comparators

We present novel asynchronous VLSI comparator schemes which are based on recently proposed, reconfigurable shift switch logic and the traditional (precharged) CMOS domino logic. The schemes always produce a semaphore as a by-product of the process to indicate the end of domino process, which requires no additional delay and a minimal number of additional devices. For a large percentage of inputs the computations are much faster than traditional synchronous comparators due to the full utilization of the inherent speed of the circuits. Also the schemes are simple, area compact and stable.

Stephan Olariu | Rong Lin

[1] Ron Lin. Shift switching with domino logic: asynchronous VLSI comparator schemes , 1997, Proceedings Tenth International Conference on VLSI Design.

[2] Amar Mukherjee,et al. Introduction to Nmos and Cmos Vlsi Systems Design , 1986 .

[3] C. M. Lee,et al. High-speed compact circuits with CMOS , 1982 .

[4] Robert Tibshirani,et al. An Introduction to the Bootstrap , 1994 .

[5] Neil Weste,et al. Principles of CMOS VLSI Design , 1985 .

[6] A. L. Fisher,et al. Ultrafast compact 32-bit CMOS adders in multiple-output domino logic , 1989 .

[7] Rong Lin. Shift switching and novel arithmetic schemes , 1995, Conference Record of The Twenty-Ninth Asilomar Conference on Signals, Systems and Computers.

[8] Kai Hwang,et al. Computer arithmetic: Principles, architecture, and design , 1979 .

[9] R.,et al. Reconfigurable Shift Switching Parallel Comparators , .

[10] Stephan Olariu,et al. Reconfigurable Buses with Shift Switching: Concepts and Applications , 1995, IEEE Trans. Parallel Distributed Syst..

[11] S. Olariu,et al. A Reconfigurable Network Architecture For Parallel Prefix Counting , 2001 .