A Simulation-Based Metric to Guide Glitch Power Reduction in Digital Circuits

In this paper, we propose an algorithm to classify spurious transitions in the activity of a digital circuit as generated and propagated glitches during logic simulation. Using the activities obtained, we compute a criticality metric to identify the nets where glitch minimization techniques are likely to provide the maximum benefit. The proposed metric provides insight into which techniques are best suited for use in glitch reduction for a given circuit. This enables targeted application of glitch reduction techniques. Experiments with several glitch intensive benchmarks show a faster convergence within fewer iterations to solutions with reduced glitch activity. We validate this observation by using the proposed metric to guide the application of some glitch reduction techniques and quantify the resultant savings. The proposed algorithm can be seamlessly incorporated in modern event-driven logic simulators.

[1]  Sun-Young Hwang,et al.  New path balancing algorithm for glitch power reduction , 2001 .

[2]  Lei Wang,et al.  A gate sizing method for glitch power reduction , 2011, 2011 IEEE International SOC Conference.

[3]  Juho Kim,et al.  Glitch elimination by gate freezing, gate sizing and buffer insertion for low power optimization circuit , 2004, 30th Annual Conference of IEEE Industrial Electronics Society, 2004. IECON 2004.

[4]  R. Marculescu,et al.  Switching Activity Analysis Considering Spatioternporal Correlations , 1994, IEEE/ACM International Conference on Computer-Aided Design.

[5]  Massoud Pedram,et al.  Tagged probabilistic simulation provides accurate and efficient power estimates at gate level , 1995, 1995 IEEE Symposium on Low Power Electronics. Digest of Technical Papers.

[6]  Vishwani D. Agrawal.  Low-power design by hazard filtering , 1997, Proceedings Tenth International Conference on VLSI Design.

[7]  Josef A. Nossek,et al.  Automated transistor sizing algorithm for minimizing spurious switching activities in CMOS circuits , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[8]  Luca Benini,et al.  Glitch power minimization by selective gate freezing , 2000, IEEE Trans. Very Large Scale Integr. Syst..

[9]  Vishwani D. Agrawal,et al.  Variable Input Delay CMOS Logic for Low Power Design , 2009, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Farid N. Najm,et al.  Transition density, a stochastic measure of activity in digital circuits , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  Naehyuck Chang,et al.  Flip-flop insertion with shifted-phase clocks for FPGA power reduction , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[12]  Stephen Dean Brown,et al.  Using Negative Edge Triggered FFs to Reduce Glitching Power in FPGA Circuits , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[13]  Farid N. Najm,et al.  Power estimation techniques for FPGAs , 2004 .

[14]  Farid N. Najm,et al.  A survey of power estimation techniques in VLSI circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..