A 12 bit 1 MHz ACD with 1 mW power consumption
暂无分享,去创建一个
A new successive-approximation analog-to-digital (A/D) converter is described. New interpolated C-R DAC, new R-ladder-steering decoder and constant-current comparator have been applied in the A/D converter. By adopting these techniques, high-resolution (12 bit accuracy) and high-speed conversion (1 MHz) with low power consumption (1 mW) has been realized. This chip has been fabricated by double metal and double polysilicon 0.8 /spl mu/m CMOS process, and the die size is 2.4/spl times/1.7 mm/sup 2/.<<ETX>>
[1] Ulrich Tietze,et al. D/A and A/D converters , 1978 .
[2] D. Hodges,et al. Self-calibration technique for A/D converters , 1983 .