Logic-in-Memory With a Nonvolatile Programmable Metallization Cell
暂无分享,去创建一个
[1] M. Kozicki,et al. Nanoscale memory elements based on solid-state electrolytes , 2005, IEEE Transactions on Nanotechnology.
[2] E. Vogel,et al. Enhanced channel modulation in dual-gated silicon nanowire transistors. , 2005, Nano letters.
[3] J. Knoch,et al. High-performance carbon nanotube field-effect transistor with tunable polarities , 2005, IEEE Transactions on Nanotechnology.
[4] T. Endoh,et al. TMR-logic-based LUT for quickly wake-up FPGA , 2008, 2008 51st Midwest Symposium on Circuits and Systems.
[5] Yusuke Shuto,et al. Nonvolatile SRAM (NV-SRAM) using functional MOSFET merged with resistive switching devices , 2009, 2009 IEEE Custom Integrated Circuits Conference.
[6] Shoji Ikeda,et al. MTJ-based nonvolatile logic-in-memory circuit, future prospects and issues , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.
[7] S.K. Kurinec,et al. A Stable SPICE Macro-Model for Magnetic Tunnel Junctions for Applications in Memory and Logic Circuits , 2009, IEEE Transactions on Magnetics.
[8] Hisashi Shima,et al. Resistive Random Access Memory (ReRAM) Based on Metal Oxides , 2010, Proceedings of the IEEE.
[9] Shimeng Yu,et al. Compact Modeling of Conducting-Bridge Random-Access Memory (CBRAM) , 2011, IEEE Transactions on Electron Devices.
[10] Giovanni De Micheli,et al. An Efficient Gate Library for Ambipolar CNTFET Logic , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[11] Franz Franchetti,et al. Design Automation Framework for Application-Specific Logic-in-Memory Blocks , 2012, 2012 IEEE 23rd International Conference on Application-Specific Systems, Architectures and Processors.
[12] F. Lombardi,et al. Design of a Hybrid Memory Cell Using Memristance and Ambipolarity , 2013, IEEE Transactions on Nanotechnology.
[13] Bernard Dieny,et al. Emerging hybrid logic circuits based on non-volatile magnetic memories , 2013, 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS).
[14] Takahiro Hanyu. Challenge of MTJ/MOS-hybrid logic-in-memory architecture for nonvolatile VLSI processor , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).
[15] Jacques-Olivier Klein,et al. Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Fabrizio Lombardi,et al. HSPICE macromodel of a Programmable Metallization Cell (PMC) and its application to memory design , 2014, 2014 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).
[17] Fabrizio Lombardi,et al. Design of a Nonvolatile 7T1R SRAM Cell for Instant-on Operation , 2014, IEEE Transactions on Nanotechnology.