A Robust Silicon-on-Insulator Static-Random-Access-Memory Architecture by using Advanced Actively Body-Bias Controlled Technology
暂无分享,去创建一个
Koji Nii | Y. Inoue | Hirofumi Shinohara | Makoto Yabuuchi | Yasumasa Tsukamoto | Hidekazu Oda | Yuuichi Hirano | Mikio Tsujiuchi | K. Ishikawa | T. Terada | Yukio Maki | Toshiaki Iwamatsu | Katsumi Eikyu | T. Uchida | Shigeki Obayashi | Takashi Ipposhi
[1] A. Asenov. Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .
[2] A.P. Chandrakasan,et al. Static noise margin variation for sub-threshold SRAM in 65-nm CMOS , 2006, IEEE Journal of Solid-State Circuits.
[3] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[4] J. Meindl,et al. The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.
[5] A. Toriumi,et al. Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .
[6] T. Iwamatsu,et al. Bulk-layout-compatible 0.18-/spl mu/m SOI-CMOS technology using body-tied partial-trench-isolation (PTI) , 2001 .