Differential pass-transistor clocked flipflop
暂无分享,去创建一个
A new differential pass-transistor clocked (DPTC) flipflop for low power application is presented. This design prevents speed degradation and redundant power consumption by cutting the low-impedance path of the struggling slave latch in the conventional pass-transistor clocked flipflop. Simulation results show that it reduces the power-delay product by 30% and the delay mismatch between two differential outputs to <2%.
[1] M. Afghahi. A robust single phase clocking for low power, high-speed VLSI applications , 1996 .
[2] G. M. Blair. Comments on "New single-clock CMOS latches and flip-flops with improved speed and power savings" , 1997 .
[3] Christer Svensson,et al. New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .