Investigation of gate length and fringing field effects for program and erase efficiency in gate-all-around SONOS memory cells

Gate length (LG) effects for program/erase (P/E) efficiency are investigated in a gate-all-around (GAA) SONOS structure. The experimental results show that P/E characteristics become worse at a shorter LG, and this trend is verified with numerical simulation. The down-scaling of LG gives rise to a change in the electric field in tunneling oxide and blocking oxide in the GAA-SONOS structure. For P/E efficiency, these results reveal that the fringing field via a low-k dielectric medium, which encapsulates a gate elec- trode as an inter-layer dielectric, favorably enhances the electric field of tunneling oxide. It also reduces the electric field of blocking oxide. Additionally, it is found that the electric field of tunneling and blocking oxide becomes more sensitive to the permittivity of the inter-layer dielectric as LG is more shortened. 2012 Elsevier Ltd. All rights reserved.

[1]  Kinam Kim,et al.  Technology for sub-50nm DRAM and NAND flash manufacturing , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[2]  C. Hu,et al.  Sub-50 nm P-channel FinFET , 2001 .

[3]  Rich Liu,et al.  Scaling evaluation of BE-SONOS NAND flash beyond 20 nm , 2008, 2008 Symposium on VLSI Technology.

[4]  Gerard Ghibaudo,et al.  Modeling of program, erase and retention characteristics of charge-trap gate all around memories , 2011 .

[5]  Jin-Woo Han,et al.  Silicon Nanowire All-Around Gate MOSFETs Built on a Bulk Substrate by All Plasma-Etching Routes , 2011, IEEE Electron Device Letters.

[6]  Jae-Duk Lee,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002, IEEE Electron Device Letters.

[7]  R. Chau,et al.  Advanced depleted-substrate transistors: Single-gate, double-gate, and Tri-gate , 2002 .

[8]  J. Kim,et al.  Improving the Cell Characteristics Using Low-k Gate Spacer in 1Gb NAND Flash Memory , 2006, 2006 International Electron Devices Meeting.

[9]  Kinam Kim,et al.  Memory Technologies for sub-40nm Node , 2007, 2007 IEEE International Electron Devices Meeting.

[10]  M. Rudan,et al.  Design Considerations and Comparative Investigation of Ultra-Thin SOI, Double-Gate and Cylindrical Nanowire FETs , 2006, 2006 European Solid-State Device Research Conference.

[11]  Y. Yeo,et al.  25 nm CMOS Omega FETs , 2002, Digest. International Electron Devices Meeting,.

[12]  S.H.G. Teo,et al.  Si-Nanowire Based Gate-All-Around Nonvolatile SONOS Memory Cell , 2008, IEEE Electron Device Letters.

[13]  Y. Iwata,et al.  Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices , 2006, 2009 Symposium on VLSI Technology.

[14]  C. Hu,et al.  Air-Spacer MOSFET With Self-Aligned Contact for Future Dense Memories , 2009, IEEE Electron Device Letters.