Reversible Circuit Synthesis Using Evolutionary Algorithms
暂无分享,去创建一个
[1] Hafizur Rahaman,et al. Reversible Logic Circuit Synthesis Using Genetic Algorithm and Particle Swarm Optimization , 2012, 2012 International Symposium on Electronic System Design (ISED).
[2] Morteza Saheb Zamani,et al. A library-based synthesis methodology for reversible logic , 2010, Microelectron. J..
[3] Majid Mohammadi,et al. On figures of merit in reversible and quantum logic designs , 2009, Quantum Inf. Process..
[4] Morteza Saheb Zamani,et al. On the Behavior of Substitution-based Reversible Circuit Synthesis Algorithms: Investigation and Improvement , 2007, IEEE Computer Society Annual Symposium on VLSI (ISVLSI '07).
[5] R. Landauer,et al. Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..
[6] Martin Lukac,et al. Evolving quantum circuits using genetic algorithm , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.
[7] James Kennedy,et al. Particle swarm optimization , 2002, Proceedings of ICNN'95 - International Conference on Neural Networks.
[8] Alexis De Vos,et al. Using group theory in reversible computing , 2006, 2006 IEEE International Conference on Evolutionary Computation.
[9] M. Thornton,et al. ESOP-based Toffoli Gate Cascade Generation , 2007, 2007 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.
[10] Majid Mohammadi,et al. Heuristic methods to use don’t cares in automated design of reversible and quantum logic circuits , 2008, Quantum Inf. Process..
[11] Pawel Kerntopf,et al. A new heuristic algorithm for reversible logic synthesis , 2004, Proceedings. 41st Design Automation Conference, 2004..
[12] Morteza Saheb Zamani,et al. A novel synthesis algorithm for reversible circuits , 2007, ICCAD 2007.
[13] Gerhard W. Dueck,et al. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION ( VLSI ) SYSTEMS , VOL . ? ? ? , NO . ? ? ? , ? ? ? , 2003 .
[14] R. Merkle. Reversible electronic logic using switches , 1993 .
[15] Paul Adrien Maurice Dirac,et al. A new notation for quantum mechanics , 1939, Mathematical Proceedings of the Cambridge Philosophical Society.
[16] Hafizur Rahaman,et al. Optimal Reversible Logic Circuit Synthesis Based on a Hybrid DFS-BFS Technique , 2010, 2010 International Symposium on Electronic System Design.
[17] Alexis De Vos,et al. The decomposition of an arbitrary reversible logic circuit , 2006 .
[18] Gerhard W. Dueck,et al. Transformation-based synthesis of networks of Toffoli/Fredkin gates , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).
[19] Niraj K. Jha,et al. An Algorithm for Synthesis of Reversible Logic Circuits , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] N. Igata,et al. Nanoscale segregation at a metal surface , 1996 .
[21] Yahiko Kambayashi,et al. Transformation rules for designing CNOT-based quantum circuits , 2002, DAC '02.
[22] Mozammel H. A. Khan,et al. Genetic algorithm based synthesis of multi-output ternary functions using quantum cascade of generalized ternary gates , 2004, Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No.04TH8753).
[23] Robert Wille,et al. Improving ESOP-Based Synthesis of Reversible Logic Using Evolutionary Algorithms , 2011, EvoApplications.
[24] Jacqueline E. Rice,et al. Using autocorrelation coefficient-based cost functions in ESOP-based Toffoloi gate cascade generation , 2010, CCECE 2010.
[25] Shuguang Zhao,et al. Automatic synthesis of reversible logic circuit based on genetic algorithm , 2009, 2009 IEEE International Conference on Intelligent Computing and Intelligent Systems.
[26] Leo Storme,et al. Implementing an arbitrary reversible logic gate , 2005 .
[27] Kamalika Datta,et al. Reversible circuit synthesis using evolutionary algorithm , 2012, 2012 5th International Conference on Computers and Devices for Communication (CODEC).
[28] Robert Wille,et al. Equivalence Checking of Reversible Circuits , 2009, ISMVL.
[29] Gerhard W. Dueck,et al. Toffoli network synthesis with templates , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[30] Niraj K. Jha,et al. Reversible logic synthesis with Fredkin and Peres gates , 2008, JETC.
[31] Gerhard W. Dueck,et al. Techniques for the synthesis of reversible Toffoli networks , 2006, TODE.
[32] K. K. Likharev,et al. Classical and quantum limitations on energy consumption in computation , 1982 .
[33] Saraju P. Mohanty,et al. Reversible circuit synthesis using ACO and SA based Quine-McCluskey method , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).
[34] Mohammadi Majid,et al. EFFICIENT GENETIC BASED METHODS FOR OPTIMIZING THE REVERSIBLE AND QUANTUM LOGIC CIRCUITS , 2012 .
[35] Gerhard W. Dueck,et al. Simplification of Toffoli networks via templates , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..
[36] Yasaman Sanaee,et al. Generating Toffoli networks from ESOP expressions , 2009, 2009 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.
[37] Ralph C. Merkle,et al. Two types of mechanical reversible logic , 1993 .
[38] John P. Hayes,et al. Synthesis of reversible logic circuits , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[39] I. Chuang,et al. Quantum Computation and Quantum Information: Introduction to the Tenth Anniversary Edition , 2010 .
[40] Robert Wille,et al. BDD-Based Synthesis of Reversible Logic , 2010, Int. J. Appl. Metaheuristic Comput..
[41] Morteza Saheb Zamani,et al. Reversible circuit synthesis using a cycle-based approach , 2010, JETC.
[42] Guowu Yang,et al. Group Theory Based Synthesis of Binary Reversible Circuits , 2006, TAMC.
[43] ESOP-Based Toffoli Network Generation with Transformations , 2010, 2010 40th IEEE International Symposium on Multiple-Valued Logic.
[44] João Gomes,et al. Deriving an indoor environmental index for portuguese office buildings , 2016 .
[45] Robert Wille,et al. BDD-based synthesis of reversible logic for large functions , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[46] D. Michael Miller,et al. QMDD: A Decision Diagram Structure for Reversible and Quantum Circuits , 2006, 36th International Symposium on Multiple-Valued Logic (ISMVL'06).
[47] Kyusik Chung,et al. Evolutionary Approach to Quantum and Reversible Circuits Synthesis , 2003, Artificial Intelligence Review.
[48] Robert Wille,et al. Automatic design of low-power encoders using reversible circuit synthesis , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).
[49] Kamalika Datta,et al. Particle Swarm Optimization Based Circuit Synthesis of Reversible Logic , 2012, 2012 International Symposium on Electronic System Design (ISED).
[50] D. Michael Miller,et al. A Decision Diagram Package for Reversible and Quantum Circuit Simulation , 2006, 2006 IEEE International Conference on Evolutionary Computation.
[51] Morteza Saheb Zamani,et al. Moving forward: A non-search based synthesis method toward efficient CNOT-based quantum circuit synthesis algorithms , 2008, 2008 Asia and South Pacific Design Automation Conference.
[52] Gerhard W. Dueck,et al. Fredkin/Toffoli Templates for Reversible Logic Synthesis , 2003, ICCAD 2003.
[53] Leo Storme,et al. Group Theoretical Aspects of Reversible Logic Gates , 1999, J. Univers. Comput. Sci..
[54] Alan Mishchenko,et al. Automated Synthesis of Generalized Reversible Cascades using Genetic Algorithms , 2002 .
[55] Marco Dorigo,et al. Optimization, Learning and Natural Algorithms , 1992 .
[56] David E. Goldberg,et al. Genetic Algorithms in Search Optimization and Machine Learning , 1988 .
[57] J. E. Rice,et al. Ordering techniques for ESOP-based Toffoli cascade generation , 2011, Proceedings of 2011 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing.
[58] Alexis De Vos,et al. Multiple-Valued Reversible Logic Circuits , 2009, J. Multiple Valued Log. Soft Comput..
[59] Guowu Yang,et al. Optimal synthesis of multiple output Boolean functions using a set of quantum gates by symbolic reachability analysis , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[60] Massoud Pedram,et al. Analysis and Synthesis of Quantum Circuits by Using Quantum Decision Diagrams , 2006, Proceedings of the Design Automation & Test in Europe Conference.
[61] G.E. Moore,et al. Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.
[62] Gerhard W. Dueck,et al. A transformation based algorithm for reversible logic synthesis , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).
[63] Morteza Saheb Zamani,et al. A cycle-based synthesis algorithm for reversible logic , 2009, 2009 Asia and South Pacific Design Automation Conference.