Scalable test pattern generation (STPG)

Traditional test pattern generation (TPG) is a well known technique that has been used by many to generate test sequence. With increasing number of chip inputs, larger the test vector is required to ensure high fault coverage is achieved. This adds additional cost in traditional TPG generation and becomes a concern. In this paper, we introduce a new test generation method that is scalable while manages to produce high fault coverage. An attractive feature of the proposed method is it is able to sample the test signature early.

[1]  Anneliese Amschler Andrews,et al.  Fast antirandom (FAR) test generation , 1998, Proceedings Third IEEE International High-Assurance Systems Engineering Symposium (Cat. No.98EX231).

[2]  Anura P. Jayasumana,et al.  Antirandom Testing: Beyond Random Testing , 2007 .

[3]  D. Michael Miller,et al.  The analysis of one-dimensional linear cellular automata and their aliasing properties , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Xiaoqing Wen,et al.  VLSI Test Principles and Architectures: Design for Testability (Systems on Silicon) , 2006 .

[5]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[6]  Edward J. McCluskey,et al.  Pseudorandom Testing , 1987, IEEE Transactions on Computers.

[7]  Jacob Savir,et al.  Built In Test for VLSI: Pseudorandom Techniques , 1987 .

[8]  Yashwant K. Malaiya,et al.  Antirandom testing: getting the most out of black-box testing , 1995, Proceedings of Sixth International Symposium on Software Reliability Engineering. ISSRE'95.

[9]  Kewal K. Saluja,et al.  A Novel Approach to Random Pattern Testing of Sequential Circuits , 1998, IEEE Trans. Computers.