Design and implementation of double base integer encoder in the flash ADC

The DBNR (Double Base Number Representation) has been known to represent the Multidimensional Logarithmic Number System for implementing the multiplier accumulator architecture of DSP (Digital Signal Processing). This paper also uses the DBNR to improve the bottleneck of DSP arithmetic circuits with the flash ADC (Analog-to-Digital Converter). The Constraint algorithm is suggested to solve fan-in problem of the Greedy algorithm in designing encoder circuit of the flash ADC. The Constraint algorithm shows better performance in terms of layout area, power consumption, and operation speed, compared with the FAT tree encoder, which is known as the fastest encoder circuit yielding binary output.

[1]  Graham A. Jullien,et al.  Theory and applications for a double-base number system , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[2]  Minh Son Nguyen,et al.  Constraint Algorithm in Double-Base Number System for High Speed A/D Converters , 2008 .

[3]  Kyusun Choi,et al.  A power and resolution adaptive flash analog-to-digital converter , 2002, ISLPED '02.

[4]  J.M.P. Langlois,et al.  Multipath greedy algorithm for canonical representation of numbers in the double base number system , 2005, The 3rd International IEEE-NEWCAS Conference, 2005..

[5]  Frank Harary,et al.  Graph Theory , 2016 .

[6]  K. Wangjitman,et al.  Addition transducer for double base number system , 2006, 2006 International Symposium on Communications and Information Technologies.

[7]  V.S. Dimitrov,et al.  Loading the bases: a new number representation with applications , 2003, IEEE Circuits and Systems Magazine.

[8]  Graham A. Jullien,et al.  DBNS addition using cellular neural networks , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[9]  Graham A. Jullien,et al.  Theory and Applications of the Double-Base Number System , 1999, IEEE Trans. Computers.

[10]  Kyusun Choi,et al.  Fat tree encoder design for ultra-high speed flash A/D converters , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[11]  Laurent Imbert,et al.  On converting numbers to the double-base number system , 2004, SPIE Optics + Photonics.

[12]  Emmanuel Ifeachor,et al.  Digital Signal Processing: A Practical Approach , 1993 .

[13]  A. Paasio,et al.  Implementation alternatives of a DBNS adder , 2005, 2005 9th International Workshop on Cellular Neural Networks and Their Applications.