A Digitally Enhanced Dynamically Reconfigurable Analog Platform for Low-Power Signal Processing

We present a field-programmable analog array designed for accurate low-power mixed-signal computation. This 25-mm2 350 nm-CMOS reconfigurable analog IC incorporates digital enhancements to increase compatibility in embedded mixed-signal systems. The chip contains 78 computational analog blocks (CABs) which house a variety of processing elements. There are 36 general CABs with hundreds of common analog primitives for computation, 18 digital-to-analog converter (DAC) CABs, each with 8-b compilable DAC capabilities, and 24 vector-matrix multiplier CABs, for low-power parallel processing. A floating-gate routing matrix connects these analog elements to one another, both within individual CABs and between CABs. To facilitate digital interfacing and dynamic reconfigurability, we included a novel network of volatile switches based on digital shift and select registers that control analog switches. These dynamically controlled switches span all of the rows and columns of the internal routing, allowing for run-time system modification and scanning I/O. The digital registers can also double as on-chip memory. We introduce a new hybrid floating-gate switch matrix, which includes switches that eliminate previously observed mismatch issues to provide highly precise computation. To highlight the potential of this digitally enhanced analog processor, we demonstrate a dynamically reconfigurable image transformer, an arbitrary waveform generator, and a mixed-signal FIR filter.

[1]  Georges G. E. Gielen,et al.  Guess, solder, measure, repeat - How do I get my mixed-signal chip right? , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[2]  David V. Anderson,et al.  Placement for large-scale floating-gate field-programable analog arrays , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  P. Hasler,et al.  MATIA: a programmable 80 /spl mu/W/frame CMOS block matrix transform imager architecture , 2006, IEEE Journal of Solid-State Circuits.

[4]  M. Ortmanns,et al.  A Field-Programmable Analog Array of 55 Digitally Tunable OTAs in a Hexagonal Lattice , 2008, IEEE Journal of Solid-State Circuits.

[5]  David V. Anderson,et al.  A Reconfigurable Mixed-Signal VLSI Implementation of Distributed Arithmetic Used for Finite-Impulse Response Filtering , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Arindam Basu,et al.  A Fully Integrated Architecture for Fast and Accurate Programming of Floating Gates Over Six Decades of Current , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  S. Chakrabartty,et al.  Sub-Microwatt Analog VLSI Trainable Pattern Classifier , 2007, IEEE Journal of Solid-State Circuits.

[8]  Paul E. Hasler,et al.  A floating-gate DAC array , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[9]  G.E.R. Cowan,et al.  A VLSI analog computer/digital computer accelerator , 2006, IEEE Journal of Solid-State Circuits.

[10]  Csaba Petre,et al.  A High-Level Simulink-Based Tool for FPAA Configuration , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Christopher J. Diorio,et al.  A mixed-signal approach to high-performance low-power linear filters , 2001, IEEE J. Solid State Circuits.

[12]  Carver Mead,et al.  Analog VLSI and neural systems , 1989 .

[13]  G. A. Rigby,et al.  A 1-V CMOS D/A converter with multi-input floating-gate MOSFET , 1999, IEEE J. Solid State Circuits.

[14]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[15]  Paul E. Hasler,et al.  A Highly Dense, Low Power, Programmable Analog Vector-Matrix Multiplier: The FPAA Implementation , 2011, IEEE Journal on Emerging and Selected Topics in Circuits and Systems.

[16]  John R. Barry,et al.  Low-Power Discrete Fourier Transform for OFDM: A Programmable Analog Approach , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Arindam Basu,et al.  Hardware and software infrastructure for a family of floating-gate based FPAAs , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[18]  Christopher M. Twigg,et al.  A Floating-Gate-Based Field-Programmable Analog Array , 2010, IEEE Journal of Solid-State Circuits.

[19]  Vaibhav Garg,et al.  An asynchronous delta-sigma converter implementation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[20]  Christopher M. Twigg,et al.  An analog modulator/demodulator using a programmable arbitrary waveform generator , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[21]  Shinichi Hori,et al.  A Widely-Tunable, Reconfigurable CMOS Analog Baseband IC for Software-Defined Radio , 2009, IEEE Journal of Solid-State Circuits.