Register Pointer Architecture for Efficient Embedded Processors
暂无分享,去创建一个
David Black-Schaffer | Christoforos E. Kozyrakis | William J. Dally | Sung-Boem Park | James D. Balfour | JongSoo Park
[1] Scott A. Mahlke,et al. Increasing the number of effective registers in a low-power processor using a windowed register file , 2003, CASES '03.
[2] Richard T. Witek,et al. A 160 MHz 32 b 0.5 W CMOS RISC microprocessor , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.
[3] Trevor Mudge,et al. MiBench: A free, commercially representative embedded benchmark suite , 2001 .
[4] James C. Dehnert,et al. Overlapped loop support in the Cydra 5 , 1989, ASPLOS 1989.
[5] David W. Anderson,et al. The IBM System/360 model 91: machine philosophy and instruction-handling , 1967 .
[6] Scott A. Mahlke,et al. Register Connection: A New Approach To Adding Registers Into Instruction Set Architectures , 1993, Proceedings of the 20th Annual International Symposium on Computer Architecture.
[7] Ayal Zaks,et al. Vectorizing for a SIMdD DSP architecture , 2003, CASES '03.
[8] Edward S. Davidson,et al. Evaluating the Use of Register Queues in Software Pipelined Loops , 2001, IEEE Trans. Computers.
[9] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[10] Peter Y.-T. Hsu,et al. Overlapped loop support in the Cydra 5 , 1989, ASPLOS III.