Cross-Coupled Dynamic CMOS Latches: Robustness Study of Timing

This paper presents an in-depth analysis of the propagation delay of dynamic CMOS latches and its variability when subjected to process, voltage and temperature (PVT) variations. Three basic topologies namely the cascade voltage switch logic (CVSL), dynamic single transistor clocked (DSTC) and dynamic ratio insensitive (DRIS) have been investigated for robustness and switching characteristics. The extensive analysis provides well-defined guidelines for selection of variation-aware CMOS latches used in digital logic design. All simulations have been performed on 180 nm TSMC industry standard technology node using SPICE circuit simulator.

[1]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[2]  Massimo Alioto,et al.  Impact of Supply Voltage Variations on Full Adder Delay: Analysis and Comparison , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Kouichi Kanda,et al.  Design impact of positive temperature dependence of drain current in sub 1 V CMOS VLSIs , 1999 .

[4]  Wim Vanderbauwhede,et al.  Impact of Random Dopant Fluctuations on the Timing Characteristics of Flip-Flops , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Massimo Alioto,et al.  Variations in Nanometer CMOS Flip-Flops: Part II—Energy Variability and Impact of Other Sources of Variations , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Manisha Pattanaik,et al.  Temperature insensitive design for power gated circuits , 2014, 2014 9th International Conference on Industrial and Information Systems (ICIIS).

[7]  Massimo Alioto,et al.  Variations in Nanometer CMOS Flip-Flops: Part I—Impact of Process Variations on Timing , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Massimo Alioto,et al.  A Simple Circuit Approach to Reduce Delay Variations in Domino Logic Gates , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Farid N. Najm,et al.  Timing Analysis in Presence of Power Supply and Ground Voltage Variations , 2003, ICCAD 2003.

[10]  Massimo Alioto,et al.  Understanding the Effect of Process Variations on the Delay of Static and Domino Logic , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Christer Svensson,et al.  New single-clock CMOS latches and flipflops with improved speed and power savings , 1997 .