Modeling of SiN inner spacer deposition in gate-all-around nanosheet FET process