Design techniques for a pipelined ADC without using a front-end sample-and-hold amplifier

Design techniques for a low-power pipelined analog-to-digital converters (ADC) without using a front-end sample-and-hold amplifier are presented. Two sampling topologies are compared that minimize aperture error by matching the time constant between signal paths. A digital correction expansion technique is also presented for multibit ADCs, which further increases tolerance to aperture error. Elimination of the front-end SHA can save more than half of the ADCs static power dissipation.

[1]  L. Singer,et al.  A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[2]  Dong-Young Chang,et al.  Design techniques for a low-power low-cost CMOS A/D converter , 1998 .

[3]  Un-Ku Moon,et al.  A 2.5 V 10 b 120 MSample/s CMOS pipelined ADC with high SFDR , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[4]  L. Singer,et al.  A 3 V 340 mW 14 b 75 MSPS CMOS ADC with 85 dB SFDR at Nyquist , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  Randall L. Geiger,et al.  An architecture and an algorithm for fully digital correction of monolithic pipelined ADCs , 1995 .

[6]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[7]  I. Opris,et al.  A single-ended 12 b 20 M sample/s self-calibrating pipeline A/D converter , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[8]  Stephen H. Lewis,et al.  A 10-b 20-Msample/s analog-to-digital converter , 1992 .

[9]  I. Mehr,et al.  A 55-mW, 10-bit, 40-Msample/s Nyquist-rate CMOS ADC , 1999, IEEE Journal of Solid-State Circuits.