Investigation of gate-all-around silicon nanowire transistors for ultimately scaled CMOS technology from top-down approach