Efficient VLSI architecture for video transcoding

In this paper, we present a unified architecture that can perform Discrete Cosine Transform (DCT), Inverse Discrete Cosine Transform (IDCT), DCT domain motion estimation and compensation (DCT-ME/MC). Our proposed architecture is a Wavefront Array-based Processor with a highly modular structure consisting of 8times8 Processing Elements (PEs). By utilizing statistical properties and arithmetic operations, it can be used as a high performance hardware accelerator for video transcoding applications. We show how different core algorithms can be mapped onto the same hardware fabric and can be executed through the pre-defined PEs. In addition to the simplified design process of the proposed architecture and savings of the hardware resources, we also demonstrate that high throughput rate can be achieved for IDCT and DCT-MC by fully utilizing the sparseness property of DCT coefficient matrix.

[1]  Yu Hen Hu,et al.  A novel modular systolic array architecture for full-search block matching motion estimation , 1995, IEEE Trans. Circuits Syst. Video Technol..

[2]  Liang-Gee Chen,et al.  Analysis and architecture design of variable block-size motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Jong-Seog Koh,et al.  An area efficient DCT architecture for MPEG-2 video encoder , 1999, IEEE Trans. Consumer Electron..

[4]  Yu Sun,et al.  Video transcoding: an overview of various techniques and research issues , 2005, IEEE Transactions on Multimedia.

[5]  S. Chae,et al.  Hierarchical motion estimation in Hadamard transform domain , 1999 .

[6]  K. J. Ray Liu,et al.  Interpolation-free subpixel motion estimation techniques in DCT domain , 1998, IEEE Trans. Circuits Syst. Video Technol..

[7]  Juan M. Meneses,et al.  An FPGA implementation of a flexible architecture for H.263 video coding , 2002, 2002 Digest of Technical Papers. International Conference on Consumer Electronics (IEEE Cat. No.02CH37300).

[8]  Jooheung Lee,et al.  An efficient architecture for motion estimation and compensation in the transform domain , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[9]  Alan C. Bovik,et al.  Local bandwidth constrained fast inverse motion compensation for DCT-domain video transcoding , 2002 .

[10]  Jun Sun,et al.  Transform domain transcoding from MPEG-2 to H.264 with interpolation drift-error compensation , 2006, IEEE Transactions on Circuits and Systems for Video Technology.

[11]  Mohammed Ghanbari,et al.  A frequency-domain video transcoder for dynamic bit-rate reduction of MPEG-2 bit streams , 1998, IEEE Trans. Circuits Syst. Video Technol..

[12]  Ming-Ting Sun,et al.  Video transcoder architectures for bit rate scaling of H.263 bit streams , 1999, MULTIMEDIA '99.

[13]  Ming-Ting Sun,et al.  Motion Vector Refinement for High-Performance Transcoding , 1999, IEEE Trans. Multim..

[14]  Zhigang Cao,et al.  New cost-effective VLSI implementation of a 2-D discrete cosine transform and its inverse , 2004, IEEE Transactions on Circuits and Systems for Video Technology.

[15]  Bernd Girod,et al.  Watermarking of uncompressed and compressed video , 1998, Signal Process..

[16]  Chaur-Heh Hsieh,et al.  VLSI architecture for block-matching motion estimation algorithm , 1992, IEEE Trans. Circuits Syst. Video Technol..

[17]  Ming-Ting Sun,et al.  Digital Video Transcoding , 2005, Proceedings of the IEEE.

[18]  Peter Pirsch,et al.  A multi-core SoC design for advanced image and video compression , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[19]  Kyeong Ho Yang,et al.  CIF-to-QCIF video bitstream down-conversion in the DCT domain , 1998, Bell Labs Technical Journal.

[20]  Nick G. Kingsbury,et al.  Transcoding of MPEG-II for enhanced resilience to transmission errors , 1996, Proceedings of 3rd IEEE International Conference on Image Processing.

[21]  Chen-Hsiu Huang.  Video Transcoding Architectures and Techniques : An Overview , 2003 .