STT-MRAM Sensing Circuit With Self-Body Biasing in Deep Submicron Technologies
暂无分享,去创建一个
Seong-Ook Jung | Kyungho Ryu | Seung H. Kang | Jisu Kim | Jung Pill Kim | Seung-Hyuk Kang | Kyungho Ryu | Jisu Kim | Seong-ook Jung | Jung Pill Kim
[1] Yuan Taur,et al. CMOS scaling into the 21st century: 0.1 µm and beyond , 1995, IBM J. Res. Dev..
[2] B. M. Gordon,et al. Supply and threshold voltage scaling for low power CMOS , 1997, IEEE J. Solid State Circuits.
[3] T. Ghani,et al. Effectiveness of reverse body bias for leakage control in scaled dual Vt CMOS ICs , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).
[4] Yu Lu,et al. Memories of tomorrow , 2002 .
[5] Vivek De,et al. Forward body bias for microprocessors in 130nm technology generation and beyond , 2002, VLSIC 2002.
[6] Kaushik Roy,et al. A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[7] M. Hosomi,et al. A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..
[8] M. Kund,et al. A Perpendicular Spin Torque Switching based MRAM for the 28 nm Technology Node , 2007, 2007 IEEE International Electron Devices Meeting.
[9] S. Ikeda,et al. 2 Mb SPRAM (SPin-Transfer Torque RAM) With Bit-by-Bit Bi-Directional Current Write and Parallelizing-Direction Current Read , 2008, IEEE Journal of Solid-State Circuits.
[10] William Song,et al. Negative-resistance read and write schemes for STT-MRAM in 0.13µm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).
[11] Seong-Ook Jung,et al. Design Methodologies for STT-MRAM (Spin-Torque Transfer Magnetic Random Access Memory) Sensing Circuits , 2010, IEICE Trans. Electron..
[12] Seong-Ook Jung,et al. Sensing margin trend with technology scaling in MRAM , 2011, Int. J. Circuit Theory Appl..
[13] Guido Torelli,et al. On the input common-mode voltage range of CMOS bulk-driven input stages , 2011, Int. J. Circuit Theory Appl..
[14] Seung H. Kang,et al. Development of Embedded STT-MRAM for Mobile System-on-Chips , 2011, IEEE Transactions on Magnetics.
[15] Chih-Kong Ken Yang,et al. A body-voltage-sensing-based short pulse reading circuit for spin-torque transfer RAMs (STT-RAMs) , 2012, Thirteenth International Symposium on Quality Electronic Design (ISQED).
[16] Seong-Ook Jung,et al. A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM) , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.