A method enabling feasible conformance test sequence generation for EFSM models
暂无分享,去创建一个
[1] Peter J. Ashenden,et al. The Designer's Guide to VHDL , 1995 .
[2] Dieter Hogrefe,et al. Tesdl: experience with generating test cases from sdl specifications , 1989 .
[3] F. Fummi,et al. A VHDL error simulator for functional test generation , 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537).
[4] Ronald Leo Christiaan Koymans,et al. A two-level approach to automated conformance testing of VHDL designs , 1997 .
[5] Gregor von Bochmann,et al. A Test Design Methodology for Protocol Testing , 1987, IEEE Transactions on Software Engineering.
[6] Sanjoy Paul,et al. Generating Conformance Test Sequences for Combined Control and Data Flow of Communication Protocols , 1992, PSTV.
[7] Elizabeth M. Rudnick,et al. Fast sequential circuit test generation using high-level and gate-level techniques , 1998, Proceedings Design, Automation and Test in Europe.
[8] Stanislaw Budkowski,et al. An Introduction to Estelle: A Specification Language for Distributed Systems , 1987, Comput. Networks.
[9] Alexandre Petrenko,et al. On Fault Coverage of Tests for Finite State Specifications , 1996, Comput. Networks ISDN Syst..
[10] Elaine J. Weyuker,et al. Selecting Software Test Data Using Data Flow Information , 1985, IEEE Transactions on Software Engineering.
[11] P. David Coward. Symbolic execution systems-a review , 1988, Softw. Eng. J..
[12] M. Ümit Uyar,et al. Generation of Feasible Test Sequences for EFSM Models , 2000, TestCom.
[13] M. Ümit Uyar. Dual-State Augmentation for Minimizing Conformance Test Costs , 1998, Comput. Networks.
[14] Teruo Higashino,et al. Automatic Analysis and Test Case Derivation for a Restricted Class of LOTOS Expressions with Data Parameters , 1994, IEEE Trans. Software Eng..
[15] Nimrod Megiddo,et al. A simplex algorithm whose average number of steps is bounded between two quadratic functions of the smaller dimension , 1984, STOC '84.
[16] Paul D. Amer,et al. A technique to generate feasible tests for communications systems with multiple timers , 2003, TNET.
[17] Teruo Higashino,et al. Automatic generation of extended UIO sequences for communication protocols in an EFSM model , 1995 .
[18] Jayaram Bhasker,et al. A VHDL primer , 1995 .
[19] Ronald L. Rivest,et al. Introduction to Algorithms , 1990 .
[20] Ferhat Khendek,et al. Timed test cases generation based on state characterization technique , 1998, Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279).
[21] Kwang-Ting Cheng,et al. Automatic generation of functional vectors using the extended finite state machine model , 1996, TODE.
[22] Hasan Ural,et al. Formal methods for test sequence generation , 1992, Comput. Commun..
[23] Bo Yang,et al. A test sequence selection method for protocol testing , 1991, IEEE Trans. Commun..
[24] Paul D. Amer,et al. A success story of formal description techniques: Estelle specification and test generation for MIL-STD 188-220 , 2000, Comput. Commun..
[25] M. Umit Uyar,et al. Feasible test generation by elimination of inconsistencies in efsm models of computer and communication systems , 2000 .
[26] Samuel T. Chanson,et al. A unified approach to protocol test sequence generation , 1993, IEEE INFOCOM '93 The Conference on Computer Communications, Proceedings.
[27] Pramode K. Verma,et al. Overview of protocol testing programs, methodologies, and standards , 1990, AT&T Technical Journal.
[28] Hasan Ural. A Test Derivation Method for Protocol Conformance Testing , 1987, PSTV.
[29] Lori A. Clarke,et al. A Formal Evaluation of Data Flow Path Selection Criteria , 1989, IEEE Trans. Software Eng..
[30] Daniel Solow. Linear Programming: An Introduction to Finite Improvement Algorithms , 1984 .
[31] Sunil Samtani,et al. Evaluation of architectures for reliable server pooling in wired and wireless environments , 2004, IEEE Journal on Selected Areas in Communications.
[32] David Lee,et al. Testing Finite-State Machines: State Identification and Verification , 1994, IEEE Trans. Computers.
[33] Matthew Bush,et al. Conformance testing methodologies for OSI protocols , 1990, AT&T Technical Journal.
[34] Paul D. Amer,et al. Test Generation in the Presence of Conflicting Timers , 2000, TestCom.
[35] M. U. Uyar,et al. Conformance testing: towards refining VHDL specifications , 1999, MILCOM 1999. IEEE Military Communications. Conference Proceedings (Cat. No.99CH36341).