Screening vdsm outliers using nominal and subthreshold supply voltage I/sub DDQ/
暂无分享,去创建一个
[1] James McNames,et al. Neighbor selection for variance reduction in I/sub DDQ/ and other parametric data , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).
[2] Claude Thibeault. An histogram based procedure for current testing of active defects , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).
[3] Edward J. McCluskey,et al. Experimental results for IDDQ and VLV testing , 1998, Proceedings. 16th IEEE VLSI Test Symposium (Cat. No.98TB100231).
[4] Antoni Ferré,et al. I/sub DDQ/ characterization in submicron CMOS , 1997, Proceedings International Test Conference 1997.
[5] Kaushik Roy,et al. Intrinsic leakage in low power deep submicron CMOS ICs , 1997, Proceedings International Test Conference 1997.
[6] James McNames,et al. Variance reduction using wafer patterns in I/sub ddQ/ data , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).
[7] 畠山 一実. 国際会議報告-International Test Conference に見るテスト技術の動向 , 2004 .
[8] D. M. H. Walker,et al. Evaluation of effectiveness of median of absolute deviations outlier rejection-based I/sub DDQ/ testing for burn-in reduction , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[9] W. Robert Daasch,et al. Statistical post-processing at wafersort-an alternative to burn-in and a manufacturable solution to test limit setting for sub-micron technologies , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).
[10] Wanli Jiang,et al. Performance Comparison of VLV, ULV, and ECR Tests , 2003, J. Electron. Test..
[11] Kaushik Roy,et al. Intrinsic leakage in deep submicron CMOS ICs-measurement-based test solutions , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[12] Robert C. Aitken,et al. Current ratios: a self-scaling technique for production IDDQ testing , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).