Low power high speed D flip flop design using improved SVL technique
暂无分享,去创建一个
[1] Shyam Akashe,et al. Implementation of Low Power Flip Flop Design in Nanometer Regime , 2015, 2015 Fifth International Conference on Advanced Computing & Communication Technologies.
[3] S. Akashe,et al. Modeling and Estimation of Total Leakage Current in Nano-scaled 7 T SRAM Cell Considering the Effect of Parameter Variation , 2012 .
[4] Vladimir Stojanovic,et al. A unified approach in the analysis of latches and flip-flops for low-power systems , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).
[5] Rishikesh V. Tambat. Design of Flip-Flops for High Performance VLSI Applications using Deep Submicron CMOS Technology , 2014 .
[6] M. Linares-Aranda,et al. A Clock-Gated Pulse-Triggered D Flip-Flop for Low-Power High-Performance VLSI Synchronous Systems , 2006, 2006 International Caribbean Conference on Devices, Circuits and Systems.
[7] Karsten P. Ulland,et al. Vii. References , 2022 .