Family of folded bit-serial multipliers

The synthesis of new family of folded bit-serial multipliers for integer multiplication is presented in this paper. Folding technique is applied to serial-parallel serial multiplier architecture. The resulting architecture can operate with operands of arbitrary length. In order to illustrate functionality of proposed architecture the preliminary results of FPGA implementation are given.

[1]  Keshab K. Parhi,et al.  Synthesis of folded pipelined architectures for multirate DSP algorithms , 1998, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Peter B. Denyer,et al.  VLSI Signal Processing: A Bit-Serial Approach , 1985 .

[3]  T. Sansaloni,et al.  Fast FPGA-based pipelined digit-serial/parallel multipliers , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[4]  Bertil Schmidt,et al.  An Area-Efficient Bit-Serial Integer Multiplier , 2003, VLSI.