High-speed, power-conscious circuit design techniques for high-performance computing

Future high-performance computing systems, including some of the embedded systems, require not just high-speed circuit design techniques, but also require power-conscious design, so that the whole system could be optimized for the highest performance achievable. A fresh look at high-speed circuits with power in mind is needed.

[1]  Kevin J. Nowka,et al.  Circuit design techniques for a gigahertz integer microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[2]  Kevin J. Nowka,et al.  "Timing closure by design," a high frequency microprocessor design methodology , 2000, Proceedings 37th Design Automation Conference.

[3]  S.H. Dhong,et al.  1-GHz fully pipelined 3.7-ns address access time 8 k/spl times/1024 embedded synchronous DRAM macro , 2000, IEEE Journal of Solid-State Circuits.

[4]  O. Takahashi,et al.  A 1.0 GHz single-issue 64 b powerPC integer processor , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).