Shallow Trench Isolation for the 45-nm CMOS Node and Geometry Dependence of STI Stress on CMOS Device Performance

In the present work, a high aspect ratio process (HARP) using a new O3/TEOS based sub atmospheric chemical vapor deposition process was implemented as STI gapfill in sub-65-nm CMOS. Good gapfill performance up to aspect ratios greater than 10:1 was demonstrated. Since the HARP process does not attack the STI liner as compared to HDP, a variety of different STI liners can be implemented. By comparing HARP with HDP, the geometry dependence of nand p-FET performance due to STI stress is discussed

[1]  F. Nouri,et al.  NMOS drive current reduction caused by transistor layout and trench isolation induced stress , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).

[2]  A. Jain,et al.  STI Gap-Fill Technology with High Aspect Ratio Process for 45nm CMOS and beyond , 2006, The 17th Annual SEMI/IEEE ASMC 2006 Conference.

[3]  Matthias Bauer,et al.  Tensile Strained Selective Silicon Carbon Alloys for Recessed Source Drain Areas of Devices , 2006 .

[4]  Charles S. Smith.  Piezoresistance Effect in Germanium and Silicon , 1954 .

[5]  K. Yamaguchi,et al.  Mechanical stress effect of etch-stop nitride and its impact on deep submicron transistor design , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[6]  S. Thompson,et al.  Uniaxial-process-induced strained-Si: extending the CMOS roadmap , 2006, IEEE Transactions on Electron Devices.

[7]  C. Ozturk,et al.  Low temperature (800/spl deg/C) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[8]  C. Arena,et al.  Highly tensile strained silicon–carbon alloys epitaxially grown into recessed source drain areas of NMOS devices , 2006, 2006 International SiGe Technology and Device Meeting.

[9]  M. Bohr,et al.  A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.

[10]  R. Arghavani,et al.  Stress management in sub-90-nm transistor architecture , 2004, IEEE Transactions on Electron Devices.

[11]  Andres Bryant,et al.  Characteristics of CMOS device isolation for the ULSI age , 1994, Proceedings of 1994 IEEE International Electron Devices Meeting.