Impact of unrealistic worst case modeling on the performance of VLSI circuits in deep sub-micron CMOS technologies

The impact of process fluctuations on the variability of deep sub-micron (DSM) VLSI circuit performances is investigated in this paper. In particular, we show that, as process dimensions scale down in the sub half-micron region, the relative weight of process variability tends to increase, thus wearing down a nonnegligible portion of the benefits that are expected from minimum feature size scaling. Therefore, in order to better exploit the advance of process technology, it is essential to adopt a realistic approach to worst case modeling, as in the assigned probability technique (APT) (Dal Fabbro et al, Proc. 32nd ACM/IEEE Design Automation Conf., pp. 702-6, 1995). The application of the APT technique to a 16-bit ripple-carry adder designed in 0.35 /spl mu/m, 0.25 /spl mu/m and 0.18 /spl mu/m CMOS technologies with a power supply ranging from 3.3 V down to 1 V demonstrates how the manufacturability of DSM designs is going to be a vital factor for the successful implementation of high performance or low-power systems in 0.18 /spl mu/m and lesser technologies.

[1]  Kurt Antreich,et al.  Improved Methods for Worst-Case Analysis and Optimization Incorporating Operating Tolerances , 1993, 30th ACM/IEEE Design Automation Conference.

[2]  Christer Svensson,et al.  Trading speed for low power by choice of supply and threshold voltages , 1993 .

[3]  A. N. Lokanathan,et al.  Efficient worst case analysis of integrated circuits , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[4]  Sani R. Nassif,et al.  A Methodology for Worst-Case Analysis of Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Zhihong Liu,et al.  Realistic worst-case SPICE file extraction using BSIM3 , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[6]  G. Crisenza,et al.  Manufacturability of low power CMOS technology solutions , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.

[7]  Carlo Guardiani,et al.  An Assigned Probability Technique to Derive Realistic Worst-Case Timing Models of Digital Standard cells , 1995, 32nd Design Automation Conference.

[8]  George E. P. Box,et al.  Empirical Model‐Building and Response Surfaces , 1988 .

[9]  Marc Rocchi,et al.  Realistic statistical worst-case simulations of VLSI circuits , 1991 .

[10]  Andrzej J. Strojwas,et al.  A Unified Approach for Timing Verification and Delay Fault Testing , 1997 .

[11]  S.S. Mahant-Shetti,et al.  Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits , 1985, IEEE Journal of Solid-State Circuits.

[12]  Sung-Mo Kang,et al.  Worst-case analysis and optimization of VLSI circuit performances , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  G. Box,et al.  Empirical Model-Building and Response Surfaces. , 1990 .