An optimized design of high-speed transceiver interface with CML circuit